

# Intel<sup>®</sup> 7 Series Family-Intel<sup>®</sup> Management Engine Firmware 8.1

## 1.5MB Firmware Bring Up Guide

July 2012

Revision 8.1.0.1248 - PV Release

Intel Confidential



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

All products, platforms, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. All dates specified are target dates, are provided for planning purposes only and are subject to change.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

Intel® Active Management Technology requires activation and a system with a corporate network connection, an Intel® AMT-enabled chipset, network hardware and software. For notebooks, Intel® AMT may be unavailable or limited over a host OS-based VPN, when connecting wirelessly, on battery power, sleeping, hibernating or powered off. Results dependent upon hardware, setup & configuration. For more information, visit <a href="https://www.intel.com/technology/platform-technology/intel-amt">https://www.intel.com/technology/platform-technology/intel-amt</a>.

No system can provide absolute security under all conditions. Requires an enabled chipset, BIOS, firmware and software, and a subscription with a capable Service Provider. Consult your system manufacturer and Service Provider for availability and functionality. Intel assumes no liability for lost or stolen data and/or systems or any other damages resulting thereof. For more information, visit <a href="https://www.intel.com/go/anti-theft">https://www.intel.com/go/anti-theft</a>.

KVM Remote Control (Keyboard, Video, Mouse) is only available with Intel<sup>®</sup> I Core™ i5 vPro and Core™ i7 vPro processors with Intel<sup>®</sup> Active Management technology activated and configured and with integrated graphics active. Discrete graphics are not supported.

Systems using Client Initiated Remote Access require wired LAN connectivity and may not be available in public hot spots or "click to accept" locations.

Warning: Altering clock frequency and/or voltage may (i) reduce system stability and useful life of the system and processor; (ii) cause the processor and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system data integrity. Intel has not tested, and does not warranty, the operation of the processor beyond its specifications.

Code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel, Intel® vPro™, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



# **Table of Contents**

| 1   | Introduction   | 8  |
|-----|--|----|
| 1.1 | Related Documentation  | 8  |
| 1.2 | Intel® ME FW Features  | 8  |
| 1.3 | Prerequisites  | 9  |
| 1.4 | Acronyms and Definitions   | 9  |
|     | 1.4.1 General  | 9  |
|     | 1.4.2 Intel <sup>®</sup> Management Engine                         |    |
|     | 1.4.3 System States and Power Management                           | 11 |
| 1.5 | Reference Documents  | 12 |
| 1.6 | Format and Notation  |    |
| 1.7 | Kit Contents   |    |
| 1.8 | External Hardware Requirements for Bring Up                        | 16 |
| 2   | Image Creation: Flash Image Tool (FITC)                            |    |
| 2.1 | Start FITC and Set Up The Build Environment                        |    |
| 2.2 | Configure PCH Silicon Stepping                                     |    |
| 2.3 | Set Up SPI Flash Regions   |    |
| 2.4 | Set Up Descriptor and SPI Flash Device(s)                          |    |
|     | 2.4.1 Set Up Soft-Straps   |    |
| 2.5 | Configure PCH Silicon SKU  |    |
| 2.6 | Intel®ME FW Feature Configuration                                  |    |
|     | 2.6.1 Firmware Features and Capabilities                           |    |
|     | 2.6.2 Clock Control Parameters                                     |    |
| 2.7 | Build SPI Flash Binary Image                                       |    |
|     | 2.7.1 Build SPI Flash Binary Image                                 |    |
|     | 2.7.2 Save Your Settings   |    |
|     | 2.7.3 Protect Saved Configuration XML File                         | 50 |
| 3   | Programming SPI Flash Devices and Checking Firmware Status         | 53 |
| 3.1 | Flash Burner/Programmer  | 53 |
| 3.2 | Flash Programming Tool (FPT)                                       | 53 |
|     | 3.2.1 FPT Windows* Version   | 54 |
| 3.3 | Checking Intel <sup>®</sup> ME Firmware Status                     | 55 |
| 3.4 | Common Bring Up Issues and Troubleshooting Table                   | 57 |
| Α   | Appendix — Flash Configurations                                    | 59 |
| В   | Appendix — Intel® C600 Series Express Chipsets Clock Configuration | 61 |
| B.1 | Functional Blocks  |    |
| B.2 | Clock Configuration XML  |    |
| B.3 | Intel®ME FW Clock Control Parameters                               | 63 |
|     | B.3.1 CSS – Clock Source Select                                    | 63 |
|     | B.3.2 SSS – SRC Source Select                                      |    |
|     | B.3.3 FCSS – Flex Clock Source Select                              | 65 |



| B.3.4  | PLLRCS – PLL Reference Clock Select                          | 69 |
|--------|--|----|
| B.3.5  | DPLLAC – Display PLL "A" Configuration                       | 70 |
| B.3.6  | DPLLBC – Display PLL "B" Configuration                       | 70 |
| B.3.7  | PLLEN – PLL Enable   | 70 |
| B.3.8  | OCKEN – Output Clock Enable                                  | 70 |
| B.3.9  | IBEN – Input Buffer Enable                                   | 72 |
| B.3.10 | DIVEN – Divider Enable                                       | 73 |
| B.3.11 | PM1 – Power Management                                       | 74 |
|        | PM2 – Power Management                                       |    |
| B.3.13 | SEBP1 – Single Ended Buffer Parameters                       | 75 |
| B.3.14 | SEBP2 – Single Ended Buffer Parameters                       | 76 |
| B.3.15 | SSCCTL – SSC Control   | 78 |
| B.3.16 | PMSRCCLK1 – SRC Power Management                             | 79 |
| B.3.17 | PMSRCCLK2 – SRC Power Management                             | 81 |
|        | PI12BiasParms – Phase Interpolators 1 & 2 Biasing Parameters |    |
|        | SSC2OCPARMS – SSC2 Overclock Parameters                      |    |
|        | PCH Clock output / ICC registers mapping - part A            |    |
| B.3.21 | PCH Clock output / ICC registers mapping - part B            | 86 |



## **Figures**

| 2-1<br>2-2   | Build   Environment Variables  |  |  |  |  |
|--------------|--|--|--|--|--|
| 2-3          | PCH Silicon Stepping Combo Box   |  |  |  |  |
| 2-4          | <u> </u>   |  |  |  |  |
| 2-5          | Manageability Application Warning  |  |  |  |  |
| 2-6          | Build   Build Image 5  |  |  |  |  |
| 2-7          | Protecting FITC Configuration XML File   |  |  |  |  |
| A-1          | Configuration "A" — Desktop/Server/Workstation or Mobile                               |  |  |  |  |
| A-2          | Configuration "B" — Mobile Only  |  |  |  |  |
| A-3          | Configuration "C" — Desktop/Server/Workstation Only 60                                 |  |  |  |  |
| A-4          | Configuration "D" — Mobile Only 60   |  |  |  |  |
| B-1          | Intel® 7 Series/C216 Chipset Family Full Clock Integration Mode Architecture 61        |  |  |  |  |
| 1-1          | Number Format Notation   |  |  |  |  |
| 1-2          | Data Format Notation   |  |  |  |  |
| 1-3          | Kit Contents   |  |  |  |  |
| 2-1          | Flash Image   PDR Region   |  |  |  |  |
| 2-2          | Flash Image   GbE Region   |  |  |  |  |
| 2-3          | Flash Image   ME Region  |  |  |  |  |
| 2-4          | Flash Image   BIOS Region  |  |  |  |  |
| 2-5          | Flash Image   Descriptor Region  |  |  |  |  |
| 2-6          | Flash Image   Descriptor Region   Descriptor Map                                       |  |  |  |  |
| 2-7          | Flash Image   Descriptor Region   Component Section                                    |  |  |  |  |
| 2-8          | Flash Image   Descriptor Region   Master Access Section   CPU/BIOS                     |  |  |  |  |
| 2-9          | Flash Image   Descriptor Region   Master Access Section   Manageability Engine (ME) 26 |  |  |  |  |
| 2-10         | Flash Image   Descriptor Region   Master Access Section   GbE LAN                      |  |  |  |  |
| 2-11         | Flash Image   Descriptor Region   VSCC Table   Add Table Entry                         |  |  |  |  |
| 2-12         | Flash Image   Descriptor Region   VSCC Table   W25Q64BV (example)                      |  |  |  |  |
| 2-13         | Flash Image   Descriptor Region   OEM Section  |  |  |  |  |
| 2-14         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 0                             |  |  |  |  |
| 2-15         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 2                             |  |  |  |  |
| 2-16         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 4                             |  |  |  |  |
| 2-17         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 7                             |  |  |  |  |
| 2-18         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 9                             |  |  |  |  |
| 2-19         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 10                            |  |  |  |  |
| 2-20         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 15                            |  |  |  |  |
| 2-21         | Flash Image   Descriptor Region   PCH Straps   PCH Strap 15                            |  |  |  |  |
| 2-22<br>2-23 | Flash Image   Descriptor Region   PCH Straps   PCH Strap 16                            |  |  |  |  |
| 2-23<br>2-24 | Flash Image   Descriptor Region   PCH Straps   PCH Strap 17                            |  |  |  |  |
| Z-Z4         | Tiasi image   ME Negion   Comiguration   ME  |  |  |  |  |



| 2-25         | Flash Image   ME Region   Configuration   Power Packages                              |  |  |
|--------------|---|--|--|
| 2-25         | Flash Image   ME Region   Configuration   Features Supported                          |  |  |
| 2-20<br>2-27 | Flash Image   ME Region   Configuration   Intel® Anti-Theft Technology                |  |  |
| 2-27         | Flash Image   ME Region   Configuration   ME Debug Event Service                      |  |  |
| 2-26<br>2-29 | 42  |  |  |
| 2-29         | Flash Image   ME Region   Configuration   ICC Data   ICC Profile 0   FCIM/BTM Spe-    |  |  |
| 2-30         | cific Registers   |  |  |
| 2-31         | Flash Image   ME Region   Configuration   ICC Data   ICC Profile 0   ICC Registers .  |  |  |
|              | 45  |  |  |
| 2-32         | Flash Image   ME Region   Configuration   ICC Data   ICC Profile 0   Clock Range Def- |  |  |
|              | inition Record 0  |  |  |
| 3-1          | Common Bring Up Issues and Troubleshooting Table 57                                   |  |  |
| B-1          | SSC Blocks  |  |  |
| B-2          | Clock Dividers  |  |  |
| B-3          | Clock Source Select Parameters  |  |  |
| B-4          | SRC Source Select Parameters  |  |  |
| B-5          | Flex Clock Source Select Parameters   |  |  |
| B-6          | PLL Reference Clock Select Parameters   |  |  |
| B-7          | PLL Enable Parameters   |  |  |
| B-8          | Output Clock Enable Parameters  |  |  |
| B-9          | ·   |  |  |
| B-10         | Divider Enable Parameters   |  |  |
| B-11         | Power Management Parameters74   |  |  |
| B-12         | Power Management Parameters 75  |  |  |
| B-13         |   |  |  |
| B-14         |   |  |  |
| B-15         |   |  |  |
| B-16         | 5   |  |  |
| B-17         | 3   |  |  |
| B-18         | Phase Interpolators 1 & 2 Biasing Parameters  |  |  |
| B-19         |   |  |  |
| B-20         | D PCH Clock output / ICC registers mapping - part A84                                 |  |  |
| B-21         | PCH Clock output / ICC registers mapping - part B                                     |  |  |

# **Revision History**

| Revision   | Description  | Date       |
|------------|--|------------|
| 8.1.0.1237 | Beta Release: See change bars on the left side of the page | March 2012 |
| 8.1.0.1248 | PC Release: See change bars on the left side of the page   | June 2012  |
| 8.1.0.1248 | PV Release: See change bars on the left side of the page   | July 2012  |

§ §



## 1 Introduction

This document covers the Intel $^{\circledR}$  Management Engine Firmware (Intel $^{\circledR}$  ME) 8.1 - 1.5MB SKU Firmware bring up procedure. Intel $^{\circledR}$  ME is tied to essential platform functionality — this dependency cannot be avoided for engineering reasons.

The bring up procedure primarily involves building a Serial Peripheral Interface (SPI) Flash image that will contain:

- **[required]** Descriptor region Contains sizing information for all other SPI Flash image regions, SPI settings (including Vendor Specific Configuration or VSCC tables, SPI device parameters), and region access permissions.
- [required] BIOS region Contains firmware for the processor (or host) and/or Embedded Controller (EC).
- **[required]** Intel<sup>®</sup> ME FW region Contains firmware for the Intel<sup>®</sup> Management Engine.
- **[optional]** GbE region Contains firmware for Intel<sup>®</sup> LAN solution.

For more details on SPI Flash layout, see the document *Intel®* 7 *Series/C216 Chipset Family SPI Flash Programming Guide* and Appendix A. Once the SPI Flash image is built, it will be programmed to the target Intel® 7 Series/C216 Chipset Family based platform and the platform will be booted. This document also covers any tests and checks required to ensure that this boot process is successful and that Intel® ME 1.5MB FW is operating as expected.

#### 1.1 Related Documentation

VIP: Kit# 474804 - Intel® Ethernet Network Connections (16.3 PC OEM Gen) - LAN Software Drivers -- 05-May-2011 LAN Acess Division (LAD) - V16.3C00061 TIC = 239717 .Release 16.3 Production Candidate with selected bug fixes for E1K, E1C and IXE silicon products.

## 1.2 Intel® ME FW Features

This firmware release includes the following applications:

- Platform Clocks Tune Intel<sup>®</sup> 7 Series/C216 Chipset Family clock silicon to the parameters of a specific board, configure clocks at run time, and power management clocks. **Benefit:** Allows extensive customizability and soft control of "Third generation" clock solution and makes clocks available before CPU powers up.
- Silicon Workaround Capability Intel<sup>®</sup> ME FW will have limited capabilities to perform targeted workarounds for silicon issues. **Benefit:** Allows Intel<sup>®</sup> ME FW to address some issues that otherwise would require a new silicon stepping.
- Thermal Reporting Intel<sup>®</sup> ME FW has the ability to collect platform thermal data and provide that data to embedded controllers and super I/O devices over SMLINK1 as well as in memory map I/O space.



## 1.3 Prerequisites

Before this document is read and utilized, it is essential that the reader first review the 1.5MB FW Release Notes (included with this Intel<sup>®</sup> ME 1.5MB FW kit).

This document is constructed so that the reader can complete the bring up steps as given for the Intel Customer Reference Board (CRB). However, in the case that bring up is being performed on a different Intel<sup>®</sup> 7 Series Family based platform, this document will highlight any changes that must be imposed onto the bring up steps accordingly.

This document makes only the following limited assumptions regarding hardware:

- The platform is Intel® 7 Series Family based
- The platform is equipped with one or more SPI Flash devices with a total capacity sufficient for storing all relevant firmware images.

## 1.4 Acronyms and Definitions

#### 1.4.1 General

| Acronym or Term        | Definition   |
|------------------------|--|
| API                    | Application Programming Interface  |
| ASCII                  | American Standard Code for Information Interchange                         |
| BIOS                   | Basic Input Output System  |
| CPU                    | Central Processing Unit  |
| DIMM                   | Dual In-line Memory Module   |
| DLL                    | Dynamic Link Library   |
| DMI                    | Direct Media Interface   |
| EC                     | Embedded Controller  |
| EEPROM                 | Electrically Erasable Programmable Read Only Memory                        |
| FDI                    | Flexible Display Interface   |
| FW                     | Firmware   |
| GbE                    | Gigabit Ethernet   |
| HECI                   | Host Embedded Controller Interface (aka Intel <sup>®</sup> MEI)            |
| IBV                    | Independent BIOS Vendor  |
| ID                     | Identification   |
| Intel® ME              | Intel® Management Engine (Intel®ME)  |
| Intel <sup>®</sup> MEI | Intel® Management Engine Interface (Intel® MEI) (renamed from HECI)        |
| Intel® IPT             | Intel <sup>®</sup> Identity Protection Technology (Intel <sup>®</sup> IPT) |
| IMSS                   | Intel® Management and Security Status Application                          |
| ISV                    | Independent Software Vendor  |
| JTAG                   | Joint Test Action Group  |
| KVM                    | Keyboard, Video, Mouse   |
| LAN                    | Local Area Network   |
| LED                    | Light Emitting Diode   |
| NVM                    | Non-Volatile Memory  |



| Acronym or Term | Definition  |  |
|-----------------|---|--|
| NVRAM           | Non-Volatile Random Access Memory                 |  |
| ООВ             | Out-of-Band                                       |  |
| OS              | Operating System                                  |  |
| PAVP            | Protected Audio and Video Path                    |  |
| PCI             | Peripheral Component Interconnect                 |  |
| PCIe*           | Peripheral Component Interconnect Express         |  |
| PHY             | Physical Layer (Networking)                       |  |
| PRTC            | Protected Real Time Clock                         |  |
| RNG             | Random Number Generator                           |  |
| RSA             | RSA is a public key encryption method             |  |
| RTC             | Real Time Clock                                   |  |
| SDK             | Software Development Kit                          |  |
| SHA             | Secure Hash Algorithm                             |  |
| SMBus           | System Management Bus                             |  |
| SPI Flash       | Serial Peripheral Interface Flash                 |  |
| TCP/IP          | Transmission Control Protocol / Internet Protocol |  |
| TPM             | Trusted Platform Module                           |  |
| UI              | User Interface                                    |  |
| UNS             | User Notification Service                         |  |
| VSCC            | Vendor Specific Configuration                     |  |
| WMI             | Windows Management Instrumentation                |  |

## 1.4.2 Intel<sup>®</sup> Management Engine

| Acronym or Term  | Definition  |
|--|---|
| 3PDS   | 3rd Party Data Storage  |
| Agent  | Software that runs on a client PC with OS running   |
| Intel <sup>®</sup> AT  | Intel <sup>®</sup> Anti-Theft Technology (Intel <sup>®</sup> AT)  |
| End User   | The person who uses the computer (either Desktop or Mobile). In corporate, the user usually does not have an administrator privileges.  |
| Host or Host CPU   | The processor that is running the operating system. This is different than the management processor running the Intel® Management Engine Firmware.  |
| Host Service/Application   | An application that is running on the host CPU  |
| INF  | An information file (.inf) used by Microsoft* operating systems that supports the Plug & Play feature. When installing a driver, this file provides the OS the necessary information about driver filenames, driver components, and supported hardware. |
| Intel <sup>®</sup> Management Engine<br>Interface (Intel <sup>®</sup> MEI) | Interface between the Management Engine and the Host system   |
| Intel <sup>®</sup> MEI driver  | Intel $^{\rm @}$ ME host driver that runs on the host and interfaces between ISV Agents and the Intel $^{\rm @}$ ME HW.   |
| IT User  | Information Technology User. Typically very technical and uses a management console to ensure multiple PCs on a network function.   |



| Acronym or Term   | Definition   |
|-------------------|--|
| LMS               | Local Management Service: A SW application which runs on the host machine and provide a secured communication between the ISV agent and the Intel® Management Engine Firmware.                     |
| Intel® ME         | Intel® Management Engine: The embedded processor residing in the chipset PCH   |
| MECI              | ME-VE Communication Interface  |
| NVM               | Non-Volatile Memory: A type of memory that will retain its contents even if power is removed.  |
| OOB Interface     | Out Of Band interface: This is SOAP/XML interface over secure or non-secure TCP protocol.  |
| OS not Functional | The Host OS is considered non-functional in Sx power state and any one of the following cases when system is in S0 power state:  OS is hung After PCI reset OS watch dog expires OS is not present |
| System States     | Operating System power states such as S0. See detailed definitions in System States and Power Management section.  |
| UIM               | User Identifiable Mark   |

## 1.4.3 System States and Power Management

| Acronym or Term | Definition   |
|-----------------|--|
| G3              | A system state of Mechanical Off where all power is disconnected from the system. G3 power state does not necessarily indicate that RTC power is removed.  |
| MO              | Intel <sup>®</sup> Management Engine power state where all HW power planes are activated. The host power state is S0.  |
| МЗ              | Intel <sup>®</sup> Management Engine power state where all HW power planes are activated however the host power state is different than S0 (Some host power planes are not activated). Host PCIe* interface are unavailable to the host software. Main memory is not available for Intel <sup>®</sup> Management Engine use. |
| M-Off           | No power is applied to the management processor subsystem. Intel® Management Engine is not operating.  |
| OS Hibernate    | System state where the OS state is saved on the hard drive.  |
| S0              | A system state where power is applied to all HW devices and the system is running normally.  |
| S1, S2, S3      | A system state where the host CPU is halted but power remains available to the memory system (memory is in self-refresh mode).   |
| S4              | A system state where the host CPU and memory are not active.   |
| S5              | A system state where all power to the host system is off, however the power cord (and/or battery in mobile designs) is still connected.  |
| Shut Down       | Equivalent to the S5 state.  |
| Snooze Mode     | Intel® Management Engine activities are mostly suspended to save power. The Intel® Management Engine monitors HW activities and can restore its activities depending on the HW event.  |
| Standby         | System state where the OS state is saved in memory and resumed from the memory when mouse/keyboard is clicked.   |
| Sx              | All S states which are different than S0.  |



### 1.5 Reference Documents

| Document   | Doc Number/<br>Location* |
|--|--------------------------|
| Maho Bay and Carlow-WS – Platform Design Guide   | 473718 / IBL             |
| Chief River Mobile CRB– Platform Design Guide  | 29635 / IBL              |
| Intel <sup>®</sup> Management Engine (Intel <sup>®</sup> ME) and Embedded Controller Interaction for Chief River Platform  | 471984 / IBL             |
| RS – Intel <sup>®</sup> Management Engine BIOS Writers Guide   | 31007 / *                |
| [Maho Bay / Chief River / Carlow] Platforms - Intel® Management Engine (Intel® ME) 8.0 - 1.5 MB SKU Firmware for Intel® 7 Series Family - Compliancy and Testing Guide -Rev. 0.8 | 464265 / IBL             |
| Intel <sup>®</sup> 82576 and 82579 Gigabit Ethernet Controllers – Intel Software Support for Cisco's MACsec Protocol Supplicant – 10-Dec-2010                                    | 461067 / IBL             |

**Note:** \* Unless specified otherwise, a document can be ordered by providing its reference number to your Intel Field Applications Engineer.

#### 1.6 Format and Notation

The formats and notations used within this document model are those typically used by BIOS vendors. This section describes the formatting and the notations that will be followed in this document.

#### **Table 1-1. Number Format Notation**

| Number Format     | Notation | Example  |
|-------------------|----------|--|
| Decimal (default) | d        | 14d. Note that any number without an explicit suffix can be assumed to be decimal. |
| Binary            | b        | 1110b  |
| Hex               | h        | 0Eh  |
| Hex               | 0x       | 0x0E   |

#### Table 1-2. Data Format Notation

| Data Type   | Notation | Size                       |  |
|-------------|----------|----------------------------|--|
| Bit         | b        | Smallest unit, 0 or 1      |  |
| Byte        | В        | 8 bits                     |  |
| Word        | W        | 16 bits or 2 bytes         |  |
| Double-word | DW       | 32 bits or 4 bytes         |  |
| Quad-word   | QW       | 8 bytes or 4 words         |  |
| Kilobyte    | КВ       | 1024 bytes                 |  |
| Megabit     | Mb       | 1,048,576 bits or 128 KB   |  |
| Megabyte    | MB       | 1,048,576 bytes or 1024 KB |  |
| Gigabit     | Gb       | 1,073,741,824 bits         |  |
| Gigabyte    | GB       | 1024 MB                    |  |



## 1.7 Kit Contents

The Intel<sup>®</sup> ME 1.5MB FW kit can be downloaded from VIP (https://platformsw.intel.com/). The contents of this kit are detailed below (Note that only key files are listed).

Table 1-3. Kit Contents (Sheet 1 of 4)

| File or [Directory]                             | Content Description  |
|---|--|
| [root]  | Root directory   |
| 1.5MB FW Bring Up Guide.pdf                     | This document  |
| 1.5MB FW Getting Started Guide.pdf              | 1.5MB FW Getting started guide.  |
| SPI programming guide.pdf                       | How to program SPI device parameters, VSCC tables, descriptor region details. Also contains a complete SPI Flash softstrap reference.  |
| [Image Components]                              |  |
| [BIOS]  |  |
| IVB091.rom                                      | BIOS image only for Intel® CRB. This BIOS image works for both desktop and mobile CRBs.  For other Intel® 7 Series Family based platforms, a custom BIOS image will be required.   |
| [GbE]   |  |
| 82579_NVM_4_DESKTOP.bin                         | Intel <sup>®</sup> LAN PHY firmware image, supports <b>PHY A2</b> and <b>BO only</b> . This image is recommended for testing power flows with connectivity. This image is for desktop platforms only.  |
| 82579_NVM_3_MOBILE.bin                          | Intel <sup>®</sup> LAN PHY firmware image, supports <b>PHY A2</b> and <b>BO only</b> . This image is recommended for testing power flows with connectivity. This image is for mobile platforms only.   |
| [ME]  |  |
| ME8_1.5M_PreProduction.BIN                      | Intel® ME firmware image (Non Production FW) - supports unfused Intel® 7 Series Family PCH steppings: • Unfused PPT ESO (B0 Super SKU)  Note: For PAVP Testing, you must match Production FW with Production Part and Non Production FW with Non Production Parts.   |
| ME8_1.5M_Production.BIN                         | Intel <sup>®</sup> ME firmware image ( <b>Production FW</b> ) - supports <b>fused</b> and <b>unfused</b> Intel <sup>®</sup> 7 Series Family PCH steppings:  • Unfused PPT ESO (B0 Super SKU)  • Fused PPT Pre-QS and QS <b>Note: For PAVP Testing</b> , you must match Production FW with Production Part and Non Production FW with Non Production Parts. |
| [Installers]                                    |  |
| Intel <sup>®</sup> ME SW Installation Guide.pdf | Intel®ME SW Installation Guide   |
| [ME_SW]   |  |
| Setup.exe                                       | Install executable (non-InstallShield) of Intel <sup>®</sup> ME Drivers for Windows* OS. See readme.txt for more information.  |
| [ME_SW_IS]                                      |  |



Table 1-3. Kit Contents (Sheet 2 of 4)

| File or [Directory]  | Content Description  |
|--|--|
| ME_SW_IS.zip   | Zip containing InstallShield* files of Intel <sup>®</sup> ME Drivers for Windows* OS. See readme.txt in previous directory for more information. |
| [Tools]  |  |
| [ICC_Tools]  |  |
| Intel(R) ME Firmware Integrated Clock Control (ICC) Tools User Guide.pdf | ICC Tools User Guide   |
| [ССТ]  |  |
| DOS  |  |
| cct.exe  | Clock Control Tool (CCT)   |
| EFI  |  |
| cct.efi  | CCT for EFI  |
| Windows  |  |
| cct.ini  | Configuration file for CCT   |
| cctWin.exe   | CCT for Windows*   |
| [System Tools]   |  |
| Open Watcom Public License.pdf   | Sybase Open Watcom Public License version 1.0 document.  |
| System Tools User Guide.pdf  | System Tools User Guide  |
| Tools_Version.txt  | Tools version information  |
| [Flash Image Tool]   |  |
| fitc.exe   | Flash Image Tool (FITC & FITC Wizard)  |
| fitc.ini   | Configuration file for FITC & FITC Wizard  |
| fitctmpl.xml   | FITC Tool XML file   |
| newfiletmpl.xml  | FITC Configuration XML file  |
| fitcwizardhelp.chm   | Wizard Help text file  |
| vsccommn.bin   | Binary containing the supported SPI parts  |
| VSCCommn_bin Content.pdf   | Documentation listing the SPI parts supported by vscccommn.bin   |
| [Flash Programming Tool]   |  |
| [DOS]  |  |
| fparts.txt   | List of supported SPI Flash devices with specific Flash parameters   |
| fpt.exe  | Flash Programming Tool (FPT) for DOS   |
| [EFI]  |  |
| fparts.txt   | List of supported SPI Flash devices with specific Flash parameters   |
| fpt.efi  | Flash Programming Tool (FPT) for EFI   |
| [Windows]  |  |
| fparts.txt   | List of supported SPI Flash devices with specific Flash parameters   |
| fptw.exe   | Flash Programming Tool (FPT) for Windows*  |
| [Windows64]  |  |



Table 1-3. Kit Contents (Sheet 3 of 4)

| File or [Directory]      | Content Description  |
|--------------------------|--|
| fparts.txt               | List of supported SPI Flash devices with specific Flash parameters |
| fptw64.exe               | Flash Programming Tool (FPT) for Windows* (64-bit) OS              |
| [FWUpdate]               |  |
| [EFI]                    |  |
| FWUpdLcl.efi             | FW Update Tool (EFI version)                                       |
| [Local-DOS]              |  |
| FWUpdLcl.exe             | FW Update Tool (DOS version)                                       |
| [Local-Win]              |  |
| FWUpdLcl.exe             | FW Update Tool (Windows* version 32bit)                            |
| [Local-Win64]            |  |
| FWUpdLcI64.exe           | FW Update Tool (Windows* version 64bit)                            |
| [MEInfo]                 |  |
| [DOS]                    |  |
| MEInfo.exe               | Intel®ME Information Tool (DOS version)                            |
| [EFI]                    |  |
| MEInfo.efi               | Intel®ME Information Tool (EFI version)                            |
| [Windows]                |  |
| MEI nfoWin.exe           | Intel®ME Information Tool (Windows* version 32bit)                 |
| [Windows64]              |  |
| MEInfoWin64.exe          | Intel®ME Information Tool (Windows* version 64bit)                 |
| [MEManuf]                |  |
| [DOS]                    |  |
| MEManuf.cfg              | Intel®ME Manufacturing Tool config file                            |
| MEManuf.exe              | Intel®ME Manufacturing Tool (DOS version)                          |
| vsccommn.bin             | Binary containing the supported SPI parts                          |
| VSCCommn_bin Content.pdf | Documentation listing the SPI parts supported by vscccommn.bin     |
| [EFI]                    |  |
| MEManuf.cfg              | Intel®ME Manufacturing Tool config file                            |
| MEManuf.efi              | Intel®ME Manufacturing Tool (EFI version)                          |
| vsccommn.bin             | Binary containing the supported SPI parts                          |
| [Windows]                |  |
| MEManuf.cfg              | Intel®ME Manufacturing Tool config file                            |
| MEManufWin.exe           | Intel <sup>®</sup> ME Manufacturing Tool (Windows* version 32bit)  |
| vsccommn.bin             | Binary containing the supported SPI parts                          |
| VSCCommn_bin Content.pdf | Documentation listing the SPI parts supported by vscccommn.bin     |
| [Windows64]              |  |



### Table 1-3. Kit Contents (Sheet 4 of 4)

| File or [Directory] |              | Content Description   |  |
|---------------------|--------------|---|--|
|                     | MEManuf.cfg  | Intel®ME Manufacturing Tool config file                           |  |
| MEManufWin64.exe    |              | Intel <sup>®</sup> ME Manufacturing Tool (Windows* version 64bit) |  |
|                     | vsccommn.bin | Binary containing the supported SPI parts                         |  |



## 1.8 External Hardware Requirements for Bring Up

Acquire the following hardware tools before moving on to the next step.

| Windows* OS System   | Flash Burner  | DOS Bootable USB Key  |
|--|---|---|
|  |   |   |
| Equipment:  • Laptop or desktop that supports win32 applications  Purpose:  • Will run firmware image assembly and build process software. | Equipment:  • (Optional) For platforms that don't boot, a Flash Chip Programmer will be required  • For platforms that can boot to DOS or Windows*, a Flash Programming Tool (FPT) is provided in this kit  Purpose:  • Will burn firmware images onto the target system Flash device(s). | Equipment:  • A DOS Bootable USB Key (Size > 512 MB)  Purpose:  • Acting as a bootable device and will be used to run Flash Programming Tool (fpt.exe) directly on the system that is undergoing Bring Up process.  • Or will be used to transfer a firmware image onto a Flash burner. |



# 2 Image Creation: Flash Image Tool (FITC)

Flash Image Tool (FITC) will be used to generate a full SPI Flash binary image with Descriptor, GbE, BIOS, and Intel<sup>®</sup> ME Regions. Use the steps shown in following sections.

**Note:** The FITC Tool may be updated throughout the release cycles. As a general rule, please ensure you use the tools, images and other content from the same kit and refrain from using different version tools.


After this SPI Flash image is created, it will need to be burned onto the target platform's SPI Flash device(s). Section 3, "Programming SPI Flash Devices and Checking Firmware Status" later in this document provides steps to do this.

### 2.1 Start FITC and Set Up The Build Environment

- Invoke Flash Image Tool. Using Explorer\*, navigate to [root]\Tools\System
  Tools\Flash Image Tool. Ensure that FITC's directory contents are intact (see
  Section 1.7). Double-click fitc.exe.
- 2. In the main menu select **Build | Environment Variables...**. Edit your configuration as shown below. Note that in the example, **[root]\Tools\System Tools\Flash I mage Tool** is ".".
  - Keep the Working Directory \$WorkingDir as "."
  - Source Directory \$SourceDir is where FITC will look to find binary images during the image creation process, change \$SourceDir to ".\..\..\Image Components"
  - Destination Directory \$DestDir is where FITC will save the SPI Flash binary image, keep \$DestDir as "."



Figure 2-1. Build | Environment Variables




3. Click **OK** to apply your changes.



4. In the main menu select **Build | Build Settings...**. Leave the defaults for **Output path**, **Generate intermediate build files**, **and Build compact image** as shown. Change the **Flash Block/Sector Erase Size** as appropriate for your SPI flash part(s). Click **OK** to apply your changes.

Figure 2-2. Build | Build Settings...




5. In the main menu select **File | Open...**. In the Open dialog that appears navigate to **[root]\Tools\System Tools\Flash I mage Tool**. Click on **newfiletmpl.xml** and click **OK**.



## 2.2 Configure PCH Silicon Stepping

Leave the PCH Silicon Stepping Combo Box at its default value of  $Intel^{\circledR}$  7 Series Chipset.

Figure 2-3. PCH Silicon Stepping Combo Box



## 2.3 Set Up SPI Flash Regions

Table 2-1. Flash Image | PDR Region

| Location  | Parameter         | CRB Set To               | Settings for Any Platform  |  |
|---|-------------------|--------------------------|--|--|
| Follow navigation tree below:  • Select the Flash Image   | PDR Region Length | PDR Region is enabled    | Displays Region size information when <b>Binary input file</b> is specified. |  |
| Select Flash Image   PDR Region     Set the parameters in the PDR Region section as shown   | Binary Input File | PDR Region is<br>enabled | Load a Platform Data Region binary if required and available.                |  |
| Flash Image  Descriptor Region  Descriptor Map  Component Section  Master Access Section  PCH Straps  Upper Map  VSCC Table  OEM Section  PDR Region  ME Region  ME Region      |                   |                          |  |  |
| or if NOT using Platform Data Region (PDR)  |                   |                          |  |  |
| A red "X" will indicate whether this Region is disabled. If this Region is not disabled, disable it by right-clicking on Flash Image   PDR Region and selecting Disable Region. |                   |                          | VSCC Table OEM Section PDR Region GbE Region                                 |  |



Table 2-2. Flash I mage | GbE Region

| Location   | Parameter                                     | CRB Set To  | Settings for Any Platform  |  |
|--|---|---|--|--|
| Follow navigation tree below:  • Select the Flash Image  | Yellow means custom settings may be required. |   |  |  |
| Select the Hash Image   GbE Region   | GbE LAN region length                         | 0x00000000  |  |  |
| Set the parameters in the GbE Region section as shown  Flash Image  Flow Descriptor Region  DR Region  GbE Region  | Binary input file                             | Navigate to your <b>Source Directory</b> (as specified in Section 2.1) and switch to the <b>GbE</b> subdirectory.  Choose the appropriate Intel <sup>®</sup> GbE LAN Firmware binary image.  If not using Intel <sup>®</sup> LAN then leave this parameter blank. |  |  |
| ME Region BIOS Region  | Intel <sup>®</sup> Integrated<br>LAN Enable   | true  | This field only is editable after an Intel <sup>®</sup> integrated LAN image is loaded. If not planning to validate Intel <sup>®</sup> LAN on target platform, or for debug reasons, set to <b>false</b> . |  |
|  | Major Version                                 | 0   | Displays major revision value for Intel <sup>®</sup> LAN GbE FW version when <b>Binary input file</b> is specified.  |  |
|  | Minor Version                                 | 0   | Displays minor revision value for Intel <sup>®</sup> LAN GbE FW version when <b>Binary input file</b> is specified.  |  |
|  | Image ID                                      | 0   | Displays image ID value for Intel <sup>®</sup> LAN GbE FW version when <b>Binary input file</b> is specified.  |  |
| or if not using Intel <sup>®</sup> wired LAN device  |   |   |  |  |
| A red "X" will indicate whether this Region is disabled. If this Region is not disabled, disable it by right-clicking on Flash I mage   GbE Region and selecting Disable Region. |   | [   | PDR Region GbE Region Disable Region   |  |



Table 2-3. Flash Image | ME Region

| Location  | Parameter CRB Set To Settings for Any Platform                           |   |  |  |
|---|--|---|--|--|
| Follow navigation tree below:  • Select the Flash Image tab   | Yellow means custom settings may be required, otherwise use CRB setting. |   |  |  |
| Select Flash I mage   ME Region  Set the parameters in the ME Region section as shown  Note: Loading an ME FW binary image that contains ME ROM Bypass unlocks the ME Boot from Flash parameter in Flash I mage   Descriptor Region   PCH Straps   PCH Strap 10 | Binary input file  | Navigate to your Source Directory (as specified in Section 2.1) and switch to the Firmware subdirectory. Cho the ME FW binary image.  Note: You may choose to build the ME Region only. To do Flash Image   Descriptor Region   Descriptor Map parameter Number of Flash components may be set to 0.  Note: Loading an ME FW binary image that contains ME R Bypass unlocks the ME Boot from Flash parameter Flash Image   Descriptor Region   PCH Straps PCH Strap 10. |  |  |
|   | PCH MTP Permit File  |   | Treat as reserved.   |  |
| Flash Image  Descriptor Region  PDR Region  GBE Region  BIOS Region  BIOS Region  | CPU MTP Permit File  |   | Treat as reserved.   |  |
|   | * Partition Rom Bypass<br>Enabled  |   | Not a parameter. This information panel appears when an ME FW image enables ME boot directly from Flash. |  |
|   | Major Version  | 0   | Displays major revision value for ME FW version when <b>Binary input file</b> is specified.              |  |
|   | Minor Version  | 0   | Displays minor revision value for ME FW version when <b>Binary input file</b> is specified.              |  |
|   | Hotfix Version   | 0   | Displays hotfix value for ME FW version when <b>Binary input file</b> is specified.                      |  |
|   | Build Version  | 0   | Displays build value for ME FW version when <b>Binary input file</b> is specified.                       |  |

**Note:** Starting with Intel®ME 8.1, the FW image provided in the kits includes additional code partitions which are used by both full and partial FW update mechanisms as a result of these changes the image is larger than FW images from previous generations. In addition to this change the FW image in the kits will be used for generating full image binaries using FITc and full or partial FW updates using FWUpdlcl.

Customers will not be able to write the image provided in the kits directly to flash. The image must be loaded into FITc tool then built in order to create a working ME region.



Table 2-4. Flash Image | BIOS Region

| Location   | Parameter  | CRB Set To   | Settings for Any Platform   |  |
|--|--|--|---|--|
| Follow navigation tree below:  • Select the Flash Image tab  | Yellow means custom settings may be required, otherwise use CRB setting. |  |   |  |
| <ul> <li>Select the Flash Image tab</li> <li>Select Flash Image   BIOS Region</li> <li>Set the parameters in the BIOS Region section as shown</li> </ul>   | BIOS region length   | 0x0000000  | This field allows user to allocate a specific size in the SPI Flash for the BIOS image. If set to 0, FITC will automatically set the size based on the BIOS image.  |  |
| Flash Image  Flash Image  Flash Postriptor Region  Flash English  Flash Postriptor  Flash Postriptor  Flash Postriptor  Flash Image  Flash Image  Flash Postriptor  Flash Image  Flash Postriptor  Flash Image  Flash Postriptor  Flash Image  Flash Postriptor  Flash Postriptor  Flash Image  Flash Postriptor  Flash Postript | Binary input file  | For the Intel® CRB navigate to your  Source Directory (as specified in Section 2.1) and switch to the BIOS subdirectory. Choose the BIOS binary image. | For all other platforms point this parameter to the appropriate BIOS image.  If BIOS is stored in a separate SPI Flash device or in FWH (see Configurations "B", "C", and "D" in Appendix A) then leave this parameter blank. |  |

## 2.4 Set Up Descriptor and SPI Flash Device(s)

Table 2-5. Flash Image | Descriptor Region

| Location   | Parameter  | CRB Set To | Settings for Any Platform  |  |
|--|--|------------|--|--|
| Follow navigation tree below:  • Select the Flash I mage tab.                  | Yellow means custom settings may be required, otherwise use CRB setting. |            |  |  |
| Select Flash Image  <br>Descriptor Region                                      | Descriptor region length   | 0x00000000 | Leave this at zero. Allows FITC to auto-size the descriptor region length. |  |
| Set the parameters in the<br>Descriptor Region section<br>as shown             |  |            |  |  |
| Flash Image  Descriptor Region  PDR Region  GbE Region  ME Region  BIOS Region |  |            |  |  |



Table 2-6. Flash Image | Descriptor Region | Descriptor Map

| Location  | Parameter  | CRB Set To | Settings for Any Platform   |  |
|---|--|------------|---|--|
| Follow navigation tree below:  • Select the Flash I mage tab  | Yellow means custom settings may be required, otherwise use CRB setting. |            |   |  |
| Select the Flash Image       Descriptor Region  | Region base address  | 0x04       | Read Only, See SPI programming Guide for details.   |  |
| Descriptor Map     Set the parameters in the Descriptor Map section as shown  | Number of Flash components   | 2          | Number of SPI Flash devices on the platform  1 or 2 = Total SPI Flash devices  0 = Build ME region only |  |
| ⊡ - 🤄 Flash Image<br>□ - 🔄 Descriptor Region  | Component base address   | 0x03       | Read Only, See SPI programming Guide for details.   |  |
| Descriptor Map Component Section  Master Access Section PCH Straps Upper Map VSCC Table OEM Section PDR Region GbE Region BIOS Region BIOS Region | Number of PCH straps   | 18         | Read Only, See SPI programming Guide for details.   |  |
|   | PCH straps base address  | 0x10       | Read Only, See SPI programming Guide for details.   |  |
|   | Number of Masters  | 2          | Read Only, See SPI programming Guide for details.   |  |
|   | Master base address  | 0x06       | Read Only, See SPI programming Guide for details.   |  |
|   | Number of PROC straps  | 1          | Read Only, See SPI programming Guide for details.   |  |
|   | PROC straps base address   | 0x20       | Read Only, See SPI programming Guide for details.   |  |



Table 2-7. Flash Image | Descriptor Region | Component Section

| Location   | Parameter                               | CRB Set To      | Settings for Any Platform  |
|--|---|-----------------|--|
| Follow navigation tree below:  • Select the Flash Image tab. Select Flash Image   Descriptor Region  | Yellow means custom                     | settings may be | required, otherwise use CRB setting.   |
|  | Read ID and Read Status clock frequency | 33MHz           | Lowest common frequency of all SPI Flash parts on the platform.  |
| <ul> <li>Component Section</li> <li>Set the parameters in the<br/>Component Section section</li> </ul>   | Write and erase clock frequency         | 33MHz           | Lowest common frequency of all SPI Flash parts on the platform.  |
| as shown   | Fast read clock frequency               | 33MHz           | In order for PCH HW to override its own internal default value (20 MHz), Fast read support must be set To true.  |
| Descriptor Region Descriptor Map Component Section  Master Access Section Descriptor Map Component Section Descriptor Region Descriptor Region | Fast read support                       | true            | true = Enables opcode OBh opcode on a read. This allows for faster read frequencies on serial flash by having a single dummy byte before valid data is output from the flash.  |
| Upper Map  | Read clock frequency                    | 20MHz           |  |
| OEM Section  PDR Region  GbE Region  ME Region   | Flash component 2 density               | 8MB             | Size of second SPI Flash part on the platform.  Note: This value will be grayed out if the number of SPI Flash components is set to 1 in the Descriptor Map options.   |
| BIOS Region  | Flash component 1 density               | 8MB             | Size of first SPI Flash part on the platform.  |
|  | Dual Output Fast Read<br>Support        | false           | This field enables the opcode 3Bh to use Single Input Dual Output Fast Read. This speeds up the fast read throughput of the serial flash part.  **Note: This should only be set to 'true' if all Serial Flash parts support the 3Bh* |
|  |   |                 | command. See Intel <sup>®</sup> 7 Series Chipset SPI programming Guide for more details.   |
|  | Invalid instruction 3                   | 0               | Opcode entered here will not be allowed by the PCH's SPI controller for HW sequencing. See Intel <sup>®</sup> 7 Series Chipset SPI programming Guide for more details.  O = no instruction is specified                              |
|  | Invalid instruction 2                   | 0               | Opcode entered here will not be allowed by the PCH's SPI controller for HW sequencing. See Intel® 7 Series Chipset SPI programming Guide for more details.  O = no instruction is specified  |
|  | Invalid instruction 1                   | 0               | Opcode entered here will not be allowed by the PCH's SPI controller. See Intel® 7 Series Chipset SPI programming Guide for more details.  O = no instruction is specified  |
|  | Invalid instruction 0                   | 0               | Opcode entered here will not be allowed by the PCH's See Intel® 7 Series Chipset SPI programming Guide for more details. <b>0</b> = no instruction is specified  |
|  | Flash Partition Boundary                | 0x00000000      | FPBA. Defines the boundary line between two Flash parts if they have different VSCC values. Configured in main menu option <b>Build   Build Settings</b> (see Section 2.1).  |



Table 2-8. Flash Image | Descriptor Region | Master Access Section | CPU/BIOS

| Location   | Parameter       | CRB Set To                                    | Settings for Any Platform   |  |
|--|-----------------|---|---|--|
| Follow navigation tree below:  • Select the Flash I mage tab   | Yellow          | Yellow means custom settings may be required. |   |  |
| Select Flash Image   | PCI Bus ID      | 0   |   |  |
| Descriptor Region   Master<br>Access Section   CPU/BIOS  | PCI Device ID   | 0   |   |  |
| Set the parameters in the CPU/BIOS section as shown  | PCI Function ID | 0   |   |  |
| Flash Image  Descriptor Region  Component Section  Master Access Section  CPU/BIOS  Manageability Engin  GbE LAN  PCH Straps | Read Access     | OXFF  | Controls read access by BIOS to:  Bit 0: Descriptor (region 0)  Bit 1: BIOS region (region 1)  Bit 2: ME FW region (region 2)  Bit 3: GbE FW region (region 3)  Bit 4: PDR Region (region 4)  Bits 5-7: Regions 5 through 7  OxOB = Production platform  OxFF (default) = Non-production/debug platform |  |
| i ii archatapa   | Write Access    | OxFF  | Controls write access by BIOS. Structure is identical to <b>Read access</b> parameter.  OxOA = Production platform  OxFF (default) = Non-production/debug platform  |  |

Table 2-9. Flash Image | Descriptor Region | Master Access Section | Manageability Engine (ME)

| Location   | Parameter       | CRB Set To       | Settings for target platform  |
|--|-----------------|------------------|---|
| Follow navigation tree below:  • Select the <b>Flash I mage</b> tab  | Yellow          | means custom set | ttings may be required.   |
| Select Flash I mage  | PCI Bus ID      | 0                |   |
| Descriptor Region   Master<br>Access Section   | PCI Device ID   | 0                |   |
| Manageability Engine (ME)  | PCI Function ID | 0                |   |
| Set the parameters in the Manageability Engine (ME) section as shown  Flash Image  Descriptor Region  Component Section  Component Section  Component Section  Master Access Section  Manageability Engine (ME)  GBE LAN  PCH Straps | Read access     | OxFF             | Controls read access by ME to:  Bit 0: Descriptor (region 0)  Bit 1: BIOS region (region 1)  Bit 2: ME FW region (region 2)  Bit 3: GbE FW region (region 3)  Bit 4: PDR Region (region 4)  Bits 5-7: Regions 5 through 7  OxOD = Production platform  OxFF (default) = Non-production/debug platform |
|  | Write access    | 0xFF             | Controls write access by ME FW. Structure is identical to <b>Read access</b> parameter. <b>0x0C</b> = Production platform <b>0xFF (default)</b> = Non-production/debug platform   |



Table 2-10. Flash Image | Descriptor Region | Master Access Section | GbE LAN

| Location   | Parameter CRB Set To Settings for Any Platform |      | Settings for Any Platform   |
|--|--|------|---|
| Follow navigation tree below:  • Select the Flash I mage tab   | Yellow means custom settings may be required.  |      |   |
| Select Flash Image   | PCI Bus ID                                     | 1    | 1   |
| Descriptor Region   Master<br>Access Section   GbE LAN   | PCI Device ID                                  | 3    | 3   |
| Set the parameters in the  | PCI Function ID                                | 0    | 0   |
| GbE LAN section as shown  Flash Image Descriptor Region Descriptor Map Component Section Master Access Section CPU/BIOS Manageability Engir GBE LAN DESCRIPTION DE | Read access                                    | OxFF | Controls read access by GbE FW to:  Bit 0: Descriptor (region 0)  Bit 1: BIOS region (region 1)  Bit 2: ME FW region (region 2)  Bit 3: GbE FW region (region 3)  Bit 4: PDR Region (region 4)  Bits 5-7: Regions 5 through 7  Ox08 = Production platform  OxFF (default) = Non-production/debug platform |
|  | Write access                                   | OxFF | Controls write access by GbE FW. Structure is identical to <b>Read access</b> parameter. <b>0x08</b> = Production platform <b>0xFF (default)</b> = Non-production/debug platform  |

Table 2-11. Flash Image | Descriptor Region | VSCC Table | Add Table Entry

| Location  | Parameter             | CRB Set To                                       | Settings for Any Platform  |
|---|-----------------------|--|--|
| Follow navigation tree below:  Select the Flash Image tab  Select Flash Image   Descriptor Region   VSCC Table  Right click on VSCC Table to add entry name  Flash Image Descriptor Region Descriptor Map Component Section Descriptor Map Descriptor Region Descriptor | ADD Table Entry Value | Intel <sup>®</sup> CRB use W25Q64BV or AT26DF321 | Set this to the name of the SPI Flash device on the target platform.  Note: The AT26DF321 and W25Q64BV entries are created as part of the default FITC template. |



Table 2-12. Flash Image | Descriptor Region | VSCC Table | W25Q64BV (example)

| Location   | Parameter                                     | CRB Set To                                 | Settings for Any Platform  |  |
|--|---|--|--|--|
| Follow navigation tree below:  • Select Flash I mage   | Yellow means custom settings may be required. |  |  |  |
| Descriptor Region   VSCC Table   Set the parameters for the Atmel 4-MB SPI part in the W25Q64BV section as shown | VendorID                                      | Intel <sup>®</sup> CRBs use<br><b>0xEF</b> | For information on values that need to be entered in this section, refer to the Intel® 7 Series Chipset SPI programming Guide and the SPI Flash device datasheet. Vendor ID, Device ID 0 and Device ID 1 are all derived from the output of the JEDEC ID command which can be found in the |  |
|  |   |  | vendor datasheet for the specific SPI Flash part.  |  |
| Descriptor Region  Descriptor Map  Component Section  Master Access Section  PCH Straps  Upper Map               |   |  | Section VSCCO — Vendor Specific Component Capabilities 0 in the Intel® 7 Series Chipset SPI programming Guide describes the 32-bit VSCC register value. Default is <b>0x00</b> .   |  |
| VSCC Table  AT26DF321  W25Q64BV  OEM Section   | Device ID 0                                   | Intel <sup>®</sup> CRBs use<br><b>0x40</b> | Use values obtained by using Vendor Serial Flash datasheet and Intel® 7 Series Chipset SPI programming Guide Default is <b>0x00</b> .  |  |
| Right click VSSC Table to add a Flash entry.   | Device ID 1                                   | Intel <sup>®</sup> CRBs use<br>0x17        | Use values obtained by using Vendor Serial Flash datasheet and Intel® 7 Series Chipset SPI programming Guide   |  |
| Upper Map VSCC Table AT26 Add Table Entry W25Q64BV OEM Section   |   |  | Default is <b>0x00</b> .   |  |

Table 2-13. Flash Image | Descriptor Region | OEM Section

| Location   | Parameter         | CRB Set To  | Settings for Any Platform   |  |  |
|--|-------------------|---|---|--|--|
| Follow navigation tree below:  | Yellow            | Yellow means custom settings may be required.   |   |  |  |
| Select Flash I mage   Descriptor Region   OEM Section  Set the parameters in the OEM Section section as shown  Flash I mage Descriptor Region Descriptor Map Component Section Master Access Section PCH Straps Upper Map VSCC Table OEM Section | Binary input file | (leave blank) Note: On Mobile CRBs modifying this value may cause Multi-BIOS not to behave properly | This is an optional field. Input depends on Customer Design and features support. |  |  |
|  |                   |   |   |  |  |



### 2.4.1 Set Up Soft-Straps

Table 2-14. Flash Image | Descriptor Region | PCH Straps | PCH Strap 0

| Location  | Parameter                                | CRB Set To             | Settings for Any Platform   |
|---|--|------------------------|---|
| Follow navigation tree below:   | Yellow                                   | means custom set       | ttings may be required.   |
| Select the Flash Image   Descriptor Region   PCH Straps   PCH Strap 0 Set the parameters in the PCH Strap 0 section as shown  Flash Image Descriptor Region Descriptor Map Component Section Master Access Section PCH Strap 0 PCH Strap 0 PCH Strap 1 PCH Strap 1 PCH Strap 7 PCH Strap 9 PCH Strap 10 PCH Strap 11 PCH Strap 15 PCH Strap 17 PCH Strap 18 PCH Strap 18 PCH Strap 19 PCH Str | BIOS Boot Block Size                     | 64KB                   | BIOS Boot Block (BBB) is bare minimum BIOS code required to boot a platform. This soft-strap allows for proper address bit to be inverted as required by BBB Size. 64KB (default) = Invert A16 if Top Swap is set 128KB = Invert A17 if Top Swap is set 256KB = Invert A18 if Top Swap is set If BIOS is stored in a separate SPI Flash device or in FWH (see Configurations "B", "C", and "D" in Appendix A then leave this parameter at 64KB.  Note: This must be determined by the target platform BIOS developer. |
|   | DMI RequesterID Check<br>Disable         | false                  | Indicates if RequesterID checking during DMI accesses is disabled. This parameter should only for server platforms that contain multiple Processors.  false (default) = Single Processor Platform  true = Multiple Processor Platform  Note: A quad/dual core processor counts as a single processor for this parameter.  |
|   | MACsec Disable                           | false                  | This setting should be set to 'false' to enable MACsec. The "MACsec ready" bit in the ME descriptor region should be enabled for support.  • This bit must be set in the manufacturing plant and cannot be changed after shipment.  Note: If MACsec is enabled in IT infrastructure will not function properly. See 'CDI #461067' for further details.  Note: This field is read only if Intel® integrated LAN is disabled. See Table 2-2   |
|   | LANPHYPC_GP12_SEL                        | 1                      | 1 (default) = Only required if target platform has Intel® wired LAN and PCH GP12 is used as LAN_PHYPC for Intel® LAN.  0 = PCH GP12 is used as General Purpose Input/Output (GPIO) pin. Must be 0 if Third-party LAN and no Intel® wired LAN is present.  Note: Please consult with the target hardware designer to determine this setting.   |
|   | Intel <sup>®</sup> ME SMBus Enable       | true                   | true = Set for all platforms  |
|   | Intel <sup>®</sup> ME SMBus<br>Frequency | 100kHz                 | Treat as reserved.  |
|   | SMLink0 Enable                           | true                   | true (default) = Intel <sup>®</sup> LAN is present false = Third-party LAN is present   |
|   | SMLink0 Frequency                        | Fast Mode              | Treat as reserved.  |
|   | SMLink1 Enable                           | Mobile and Desktop CRB | true (default) = SMLink1 is being used<br>by EC/SIO/BMC for Thermal Reporting.<br>false = Set for all other platforms   |
|   | CM: 14.5                                 | uses true              |   |
|   | SMLink1 Frequency                        | 100kHz                 | Treat as reserved.  |
|   | Chipset Config                           | true                   | Treat as reserved.  |



Table 2-15. Flash Image | Descriptor Region | PCH Straps | PCH Strap 2

| Location  | Parameter   | CRB Set To    | Settings for Any Platform  |  |
|---|---|---------------|--|--|
| Follow navigation tree below:  • Select the Flash I mage tab  | Yellow means custom settings may be required.                           |               |  |  |
| Select the Flash Image tab     Select Flash Image       Descriptor Region   PCH   | SMBus I2C Address<br>Enable (SMBI2CEN)                                  | false         | Treat as reserved.   |  |
| Straps   PCH Strap 2  • Set the parameters in the PCH Strap 2 section as  | SMBus I2C Address<br>(SMBI2CA)  | 0x00          | Treat as reserved.   |  |
| PCH Strap 2 section as shown  Flash Image Descriptor Region Descriptor Map Component Section Master Access Section PCH Straps PCH Strap 0 PCH Strap 2 PCH Strap 7 PCH Strap 9 PCH Strap 10 PCH Strap 11 PCH Strap 15 PCH Strap 17 | Intel® ME SMBus MCTP<br>Address Enable  Intel® ME SMBus MCTP<br>Address | false<br>0x2B | true = Using Intel® Anti-Theft Technology with a 3G NIC  false = Not using Intel®Anti-Theft Technology with a 3G NIC  This field must be set to an address value if using Intel® Anti-Theft Technology with a 3G NIC  Ox00 = Not using Intel®Anti-Theft Technology with a 3G NIC  Note: Please consult the target hardware designer to determine this setting. |  |
|   | Intel <sup>®</sup> ME SMBus ASD<br>Address Enable<br>(MESMASDEN)        | false         | Treat as reserved.   |  |
|   | Intel <sup>®</sup> ME SMBus ASD<br>Address (MESMASDA)                   | 0x00          | Treat as reserved.   |  |

Table 2-16. Flash Image | Descriptor Region | PCH Straps | PCH Strap 4

| Location   | Parameter                       | CRB Set To            | Settings for Any Platform   |
|--|---------------------------------|-----------------------|---|
| Follow navigation tree below:  • Select the Flash I mage tab   | Yellow                          | means custom set      | ttings may be required.   |
| Select Flash I mage       Descriptor Region   PCH  | GbE PHY SMBus Address           | 0x64                  | Intel <sup>®</sup> wired LAN PHY SMBus address. No change required for this soft-strap value.   |
| Straps   PCH Strap 4  • Set the parameters in the PCH Strap 4  | GbE MAC SMBus Address           | 0x70                  | Intel® wired LAN MAC SMBus address. No change required for this soft-strap value.   |
| PCH Strap 4  Flash Image Descriptor Region Descriptor Map Component Section Master Access Section PCH Straps PCH Strap 0 PCH Strap 2 PCH Strap 4 PCH Strap 7 | GbE MAC SMBus Address<br>Enable | true                  | true (default) = Intel® integrated LAN is enabled false = Third-party LAN is present Note: This field is read only if Intel® integrated LAN is disabled. See Table 2-2                          |
|  | PHY Connectivity                | 10: PHY on<br>SMLink0 | 10: PHY Connectivity = Intel® LAN is present 00: No PHY Connected (default) = Third-party LAN is present only Note: This field is read only if Intel® integrated LAN is disabled. See Table 2-2 |



### Table 2-17. Flash Image | Descriptor Region | PCH Straps | PCH Strap 7

| Location   | Parameter   | CRB Set To | Settings for Any Platform |
|--|---|------------|---------------------------|
| Follow navigation tree below:  • Select the Flash I mage tab.  • Select Flash I mage   Descriptor Region   PCH Straps   PCH Strap 7  • Set the parameters in the PCH Strap 7  PCH Strap 4  PCH Strap 7 | Intel <sup>®</sup> ME SMBus<br>Subsystem Vendor &<br>Device ID for ASF2 | 0x0000000  | Treat as reserved.        |



Table 2-18. Flash Image | Descriptor Region | PCH Straps | PCH Strap 9

| Location   | Parameter  | CRB Set To                | Settings for Any Pla   | atform   |
|--|--|---------------------------|--|--|
| Follow navigation tree below:  | Yellow means custom settings may be required.        |                           |  |  |
| Select the Flash Image   Descriptor Region   PCH Straps   PCH Strap 9  Set the parameters in the PCH Strap 9  Flash Image Descriptor Region Descriptor Map Component Section | PCHHOT# or SML1ALERT#<br>Select                      | SML1ALERT#                | This strap determines operation of GPIO74. PCHHOT#is used to it temperature out of be external agent such a PCH temperature is programmed by BIOS SML1ALERT# allows controller to alert an connected to the SML wants to talk to the | ndicate the PCH ounds condition to an as BMC or EC, when greater than value S. the ME SMBus external controller Link interface when it |
| Master Access Section  | Subtractive Decode Agent Enable                      | true                      | true = A PCI Bridge the PCH false (default) = A connected to the PCH Note: Please consult designer to determine  | PCI Bridge chip is not the target hardware   |
| PCH Strap 9  | Intel® PHY Over PCI Express<br>Enable (PHY_ PCIE_EN) | true                      | true (default) = Int<br>false = Third-party L  | el <sup>®</sup> LAN is present<br>.AN is present   |
|  | Intel® PHY PCIe Port Select<br>(PHY_PCIEPORTSEL)     | 101:Port 6                | Only necessary if Inte<br>101 = Third-party LA<br>care setting)<br>Note: This field is rea<br>integrated LAN is disa   | AN is present (don't   |
|  |  |                           | 000 = Port 1<br>001 = Port 2<br>010 = Port 3<br>011 = Port 4   | 100 = Port 5<br>101 = Port 6<br>110 = Port 7<br>111 = Port 8<br>Default is 101.  |
|  | Chipset Config                                       | true                      | Must be set to true (  | 1b).   |
|  | DMI Lane Reversal                                    | false                     | Note: Please consult the target hardware designer to determine this setting  When using Small Form Factor CRB platforms (SKU QS77 and UM77), Set this value to 'true'.   |  |
|  | PCIe Lane Reversal 2                                 | false                     | This parameter must reflect platform topology.  Note: This parameter can only be set to true if PCIe Port configuration 2 is set to 1x4.   |  |
|  | PCIe Lane Reversal 1                                 | false                     | This parameter must topology. <i>Note:</i> This paramete true if PCIe Port corto 1x4.  | r can only be set to   |
|  | PCIe Port Configuration 2                            | 00: 4x1 Ports<br>5-8 (x1) | <b>Note:</b> Please consult designer to determine  |  |
|  | PCIe Port Configuration 1                            | 00: 4x1 Ports<br>1-4 (x1) | <b>Note:</b> Please consult the target hardware designer to determine this setting   |  |



Table 2-19. Flash Image | Descriptor Region | PCH Straps | PCH Strap 10

| Location   | Parameter                                     | CRB Set To            | Settings for Any Platform  |  |
|--|---|-----------------------|--|--|
| Follow navigation tree below:  | Yellow means custom settings may be required. |                       |  |  |
| Select Flash I mage   Descriptor Region   PCH Straps   PCH Strap 10  Set the parameters in the PCH Strap 10 section as shown  Flash I mage  Descriptor Region  Descriptor Map  Component Section  Master Access Section  PCH Strap 0  PCH Strap 2  PCH Strap 2  PCH Strap 4  PCH Strap 7  PCH Strap 9  PCH Strap 10  PCH Strap 11  PCH Strap 15  PCH Strap 17  Upper Map | ME boot from Flash                            | false<br>(grayed out) | false (default) = No ME Region binary loaded, or ME Region binary does not contain ME ROM bypass image  Note: On BO and later PCH stepping parts this setting should be set to 'false'   |  |
|  | Reserved                                      | false                 | This value must be set to 'false'  |  |
|  | ME Debug SMBus<br>Emergency Mode Enable       | false                 | <b>Note:</b> This option should not be enabled. Treat as Reserved.   |  |
|  | ME Debug SMBus<br>Emergency Mode Address      | 0x00                  | Ox38 = Recommended SMBus address for ME Debug Set for non-production/debug platforms.  Ox00 = Set for production platforms.  |  |
|  | ICC Boot Profile                              | 0                     | Specifies which clock control parameter set is to be used by the final generated SPI Flash binary image by the target platform at boot time.  SPI Flash binary images across multiple board designs are expected to contain the same block of clock control parameters, up to 8 sets total.  The 'Record #' refers to records created under the Configuration Tab, Flash I mage   ME Region   Configuration   ICC Data.  Default is 0. |  |
|  | ME Reset Capture on CL_RST1#                  | false                 | Determines if ME reset assert/de-assert can be observed on PCH pin CL_RST1#.  true = ME reset assert/de-assert can be observed on PCH pin CL_RST1#  false = CL_RST1# usage is available as per Intel® 7 Series / 216 Chipset Family EDS  |  |
|  | ICC Boot Profile Selected<br>By Soft Strap    | true                  | Specifies if the ICC Boot Profile is selected by Soft Strap or controlled by BIOS.   |  |
|  | Deep Sx Enable                                | false                 | true (default) = Platform HW configuration supports DSW rail and entry into Deep S3, S4 / S5. false = For platform that do not support DSW rail or Deep S3, S4 / S5. Note: Please consult with the target hardware designer to determine this setting. Note: See Section 5.3 – for details on configuring this option.   |  |
|  | ME Debug LAN<br>Emergency Mode                | false                 | true = Enables ME Debug LAN Emergency<br>Mode logging. Set for non-production/<br>debug platforms.<br>false (default) = Set for production<br>platforms  |  |



Table 2-20. Flash Image | Descriptor Region | PCH Straps | PCH Strap 11

| Location  | Parameter                                     | CRB Set To           | Settings for Any Platform   |  |
|---|---|----------------------|---|--|
| Follow navigation tree below:  Select the Flash Image   Descriptor Region   PCH Straps   PCH Strap 11  Set the parameters in the PCH Strap 11 section as shown  Flash Image Descriptor Region Descriptor Map Component Section Master Access Section PCH Strap 0 PCH Strap 1 PCH Strap 2 PCH Strap 4 PCH Strap 7 PCH Strap 9 PCH Strap 10 PCH Strap 10 PCH Strap 11 PCH Strap 15 PCH Strap 17 | Yellow means custom settings may be required. |                      |   |  |
|   | SMLink1 12C Target<br>Address Enable          | CRB uses <b>true</b> | true (default) = Enable EC/SIO/BMC to<br>interact Thermal Reporting feature over<br>SMLink1<br>false = Platform has no EC/SIO/BMC on<br>SMLink1   |  |
|   | SMLink1 I2C Target<br>Address                 | CRB uses <b>0x4C</b> | This parameter defines a write address for PCH over SMLink1. Set this to an address supported by EC/SIO/BMC hardware. Note that PCH/Intel® ME acts as slave on SMLink and EC/SIO/BMC acts as master.  Ox4C (default) = PCH SMBus write address for EC on mobile CRB  Ox00 = Platform has no EC/SIO/BMC on SMLink1 |  |
|   | SMLink1 GP Target<br>Address Enable           | CRB uses <b>true</b> | true (default) = Enable EC/SIO/BMC to<br>interact Thermal Reporting feature over<br>SMLink1<br>false = Platform has no EC/SIO/BMC on<br>SMLink1   |  |
|   | SMLink1 GP Target<br>Address                  | CRB uses <b>0x4B</b> | This parameter defines a read address for PCH over SMLink1. Set this to an address supported by EC/SIO/BMC hardware. Note that PCH/Intel® ME acts as slave on SMLink and EC/SIO/BMC acts as master.  Ox4B (default) = PCH SMBus read address for EC on mobile CRB  Ox00 = Platform has no EC/SIO/BMC on SMLink1   |  |



Table 2-21. Flash Image | Descriptor Region | PCH Straps | PCH Strap 15

|  | _   |   | · · · · · · · · · · · · · · · · · · ·  |  |
|--|---|---|--|--|
| Location   | Parameter                                     | CRB Set To                                  | Settings for Any Platform  |  |
| Follow navigation tree below:  | Yellow means custom settings may be required. |   |  |  |
| Select Flash I mage   Descriptor Region   PCH Straps   PCH Strap 15  Set the parameters in the PCH Strap 15 section as shown  PCH Straps | SLP_LAN#/GPIO29 Select                        | false                                       | true = Enables GPIO29 and disables SLP_LAN# functionality.  false = Set to false to use have GPIO behave as SLP_LAN#.  Note: This field is read only if Intel® integrated LAN is disabled. See Table 2-2.  |  |
| PCH Strap 0 PCH Strap 2 PCH Strap 4 PCH Strap 7 PCH Strap 9 PCH Strap 10 PCH Strap 11 PCH Strap 15 PCH Strap 17                          | SMLink1 Thermal<br>Reporting Select           | Desktop<br>false<br>Mobile<br>true<br>false | false = Intel® ME FW will collect temperature from the processor, PCH and DIMMs. It will be available for polling on SMLink1.  **Note: ME Thermal Reporting:* Advantage = Does not require PECI capability in EC. Disadvantage = no real time temperature alert level control, and no dynamic Sandy Bridge / Ivy Bridge CPU Turbo controls.  - SMLink Thermal Reporting Select = false (default) - PECI from Sandy Bridge / Ivy Bridge processor is connected to PCH - BIOS sets Thermal Reporting Control (TRC) MMIO register at TBARB+1Ah to enable ME reporting of processor, PCH, and DIMM temperatures (as appropriate) - ME thermal reporting PCI device should be enabled for proper interaction with EC, SIO, BMC, or equivalent fan control logic  **true** |  |
|  | Intel <sup>®</sup> Integrated LAN<br>Enable   | true  | true = Intel® LAN is enabled false = Intel® LAN is disabled Note: This field is read only if Intel® integrated LAN is disabled. See Table 2-2.   |  |
|  | Reserved0                                     | false                                       | Treat as reserved.   |  |



Table 2-22. Flash Image | Descriptor Region | PCH Straps | PCH Strap 17

| Location   | Parameter       | CRB Set To                     | Settings for Any Platform  |  |  |  |
|--|-----------------|--------------------------------|--|--|--|--|
| Follow navigation tree below:  | Yellow          | Yellow means custom settings m |  |  |  |  |
| Select Flash I mage   Descriptor Region   PCH Straps   PCH Strap 17  Set the parameters in the PCH Strap 17 section as shown  PCH Strap 17 section as shown  PCH Strap 0 PCH Strap 0 PCH Strap 2 PCH Strap 2 PCH Strap 4 PCH Strap 7 PCH Strap 7 PCH Strap 9 PCH Strap 10 PCH Strap 11 PCH Strap 15 PCH Strap 17 | BTM/FCIM Select | Full Clock<br>Integrated Mode  | If PCH clock boot mode is specified by soft strap then this parameter specifies whether the PCH clocks boot in Full Clock Integrated Mode (FCIM) or Buffer Through Mode (BTM).  NOTE: Buffer Through Mode (BTM) is NOT POR mode supported by Intel® 7 Series/C216 Chipset Family and it will not be validated by Intel®. |  |  |  |

## 2.5 Configure PCH Silicon SKU


Use the **SKU Manager Combo Box** to select the appropriate platform type for your specific chipset.

For Intel<sup>®</sup>ME 1.5MB FW, the only valid choices are:

- 7 Series Chipset
  - Intel<sup>®</sup> Z77 Express Chipset
  - Intel<sup>®</sup> Z75 Express Chipset
  - Intel<sup>®</sup> H77 Express Chipset
  - Mobile Intel<sup>®</sup> QS77 Express Chipset
  - Mobile Intel<sup>®</sup> HM70 Express Chipset
  - Mobile Intel<sup>®</sup> HM77 Express Chipset
  - Mobile Intel<sup>®</sup> HM76 Express Chipset
  - Mobile Intel<sup>®</sup> HM75 Express Chipset
  - Mobile Intel<sup>®</sup> UM77 Express Chipset
- Intel<sup>®</sup> 6 Series Chipset
  - Intel<sup>®</sup> P67 Express Chipset
  - Intel<sup>®</sup> H67 Express Chipset
  - Intel<sup>®</sup> H61 Express Chipset
  - Intel<sup>®</sup> Z68 Express Chipset
  - Mobile Intel<sup>®</sup> HM65 Express Chipset



Figure 2-4. SKU Manager Combo Box



When a PCH SKU is selected in FITC, Super SKU PCH silicon will then behave as if it were the selected Production SKU PCH silicon from Intel<sup>®</sup>ME FW perspective. The SKU Manager selection option has no effect on Production SKU PCH silicon. Features cannot be enabled on such SKUs that do not support them.

Note: The SKU Manager combination box changes the LPC device ID which is used to identify

the PCH. If there are issues with drivers, host software, or BIOS that do not recognize

the PCH, then select the appropriate SKU with Super SKU DID.

**Note:** P67 must use a discrete graphics solution. Undesired behavior such as failure to boot

may result if using integrated graphics.

**Note:** For more information see Section 5.4 for Intel<sup>®</sup>ME FW features listed by Production

SKU PCH silicon.

Note: Sections of FITC other than the Features Supported folder under Flash I mage ME

Region | Configuration will not reflect what is disabled for the selected PCH silicon

SKU and/or ME FW binary.

## 2.6 Intel®ME FW Feature Configuration

**Note:** Do not load or change any parameters in the Configuration tab until you load an

Intel<sup>®</sup>ME Region binary (see Table 2-3).



## 2.6.1 Firmware Features and Capabilities

Table 2-23. Flash Image | ME Region | Configuration | ME (Sheet 1 of 2)

|  | 1  |  |   |
|--|--|--|---|
| Location   | Parameter                                      | CRB Set To                                   | Settings for Any Platform   |
| Follow navigation tree below:  |  | Yellow means                                 | custom settings may be required.  |
| Select Flash I mage   ME Region   Configuration   ME     Set the parameters in the ME section as shown | FW Update OEM<br>ID                            | 00000000-0000-<br>0000-0000-<br>000000000000 | This field provides the ability to target FWUpdate (FWUpdLcl.exe) by Platform OEM. This ID will make sure that customers can only update a platform with an image coming from the platform OEM. If set to an all zeros, then any input is valid when doing a firmware update. |
|  | LAN Power Well                                 | 3  | Intel® LAN power configuration selection:   |
| ⊕ Descriptor Region  | Config   |  | <b>0</b> = Core Well (SLP_S3#)  |
| PDR Region   |  |  | 1 = Sus Well (RSMRST#)<br>2 = ME Well (SLP_M#)  |
| GbE Region   |  |  | 3 (recommended) = SLP LAN#  |
| ⊟ •  | WLAN Power Well                                | 0x80   | 0x80 = Disabled (default)   |
| □  | Config   | 0x60   | 0x80 = Disabled (default) 0x82 = Sus Well   |
| ME   |  |  | 0x83 = ME Well  |
| Power Packages   |  |  | 0x85 = WLAN Power Controlled via SLP_M#   |
| Fower Fackages   |  |  | SLP_ME_CSW_DEV#   |
|  |  |  | For Mobile platforms using wireless manageability you will need to set one of the following <b>WLAN Power Well Config</b> options.  |
|  |  |  | Strap 10 -> Deep Sx Enable set to 'false':  0x84 = WLAN Power Controlled via SLP_M#    SPDA - See Table 2-19  |
|  |  |  | Strap 10 -> Deep Sx Enable set to 'true':   |
|  |  |  | 0x85 = WLAN Power Controlled via SLP_M#   <br>SLP_ME_CSW_DEV# - See Table 2-19  |
|  |  |  | For Desktop platforms using the Intel® Centrino® Advanced-N 6205 (Taylor Peak 2x2) for wireless manageability set the <b>WLAN Power Well Config</b> option to <b>0x85</b> .   |
|  |  |  | <b>Note:</b> For Workstation platforms this setting will be readonly and set to the default of <b>0x80</b> .  |
|  | M3 Power Rails<br>Availability                 | true   | true = M3 power rails designed on platform (ME is powered by standby)   |
|  |  |  | false = M3 power rails not designed on platform (ME is powered by core)  Note: This field is read only if Power package 2 supported   |
|  |  |  | is enabled.   |
|  |  |  | <b>Note:</b> Please consult the target hardware designer to determine this setting.   |
|  | Host ME Region<br>Flash Protection<br>Override | true   | MEI messages for BIOS-based FW Update   |
|  | - Volling                                      |  | true = Enable this capability  Note: Please consult the target BIOS developer to determine this setting.  |
|  | Sub System<br>Vendor ID                        | 0x0000                                       | Treat as reserved.  |



Table 2-23. Flash Image | ME Region | Configuration | ME (Sheet 2 of 2)

| Location | Parameter                            | CRB Set To                  | Settings for Any Platform  |
|----------|--------------------------------------|-----------------------------|--|
|          | PROC_MISSING                         | No onboard glue<br>logic    | Only set if there is glue logic present on the board to enable if the processor is missing.  Note: This field is read only if a Mobile SKU is selected in the SKU Manager pull down box.  Note: Please consult the target hardware designer to determine this setting. |
|          | Processor<br>Emulation               | No EmulationNo<br>Emulation | Set this parameter to the type of processor that the target system will use during production. This field will emulate that processor class for pre-production silicon.  |
|          | OEM Tag                              | 0x00000000                  | This value allows OEMs to set a unique number value in their firmware images to allow for easier identification.   |
|          | Hide FW Update<br>Control            | false                       | This option determines if the MEBx FW Update is visible or hidden from end users.  |
|          |                                      |                             | 'false' - The MEBx FW update option will be visible to end users. 'true' - The MEBx FW update option will not be visible to the end user.  |
|          | Debug Si<br>Features                 | 0x00000000                  | Allows OEM Control to enable FW features to assist with the debug of the platform. This control has no effect if used on production silicon.   |
|          |                                      |                             | Bit 0: Disable time-out on BIOS HECI messaging Bit 1: Disable FW watchdog timer  |
|          | Prod Si Features                     | 0x00000000                  | Allow OEM Control to enable FW features to assist with the production platform.  |
|          |                                      |                             | Bit 1: Disable FW watchdog timer   |
|          | M3 Autotest<br>Enabled               | false                       | This enables Intel <sup>®</sup> ME FW M3 auto test during platform early boot.   |
|          |                                      |                             | 'false' - The Intel <sup>®</sup> ME FW will not run M3 tests during first boot after plattorm image flash. 'true' - The Intel <sup>®</sup> ME FW will run M3 tests during first best efter.  |
|          |                                      |                             | boot after platform image flash.   |
|          | Independent Firmware Recovery Enable | true                        | This option determines if Independent Firmware Recovery is enabled.  |
|          |                                      |                             | 'false' - Independent Firmware Recovery is disabled in the firmware.  'true' - Independent Firmware Recovery is enabled in the   |
|          |                                      |                             | firmware.  |



Table 2-24. Flash Image | ME Region | Configuration | Power Packages

| Location  | Parameter  | CRB Set To      | Settings for Any Platform   |
|---|--|-----------------|---|
| Follow navigation tree below:   | Yellow   | means custom se | ttings may be required.   |
| Select Flash Image   ME Region   Configuration   Power Packages     Set the parameters in the | Power Pkg 2 Supported<br>(Desktop: ON in S0, ME<br>Wake in S3, S4-5) | false           | Intel <sup>®</sup> false = Set for all platforms (not supported on 1.5MB FW)                        |
| Power Packages section as shown  ME Region  | Default Power Package  | 1               | Select the default Power Package from the available packages. Set to 1 for all platforms.           |
| Configuration  ME Power Packages Features Supported   |  |                 | <b>Note:</b> The ON in SO package is automatically selected as default in the base firmware binary. |

Table 2-25. Flash Image | ME Region | Configuration | Features Supported

| Location  | Parameter CRB Set To Settings for Any Platform   |          |  |  |  |
|---|--|----------|--|--|--|
| follow navigation tree below:   | Yellow means custom settings may be required.  |          |  |  |  |
| Select Flash Image   ME<br>Region   Configuration  <br>Features Supported                 | Enable Intel <sup>®</sup> Standard<br>Manageability; Disable<br>Intel <sup>®</sup> AMT | Yes      |  |  |  |
| <ul> <li>Set the parameters in the<br/>Features Supported section<br/>as shown</li> </ul> | Intel <sup>®</sup> Manageability<br>Application Permanently<br>Disabled?               | Yes      | <b>Note:</b> Setting any of these options 'Yes' will permanently disable that          |  |  |
| ME Region   | PAVP Permanently<br>Disabled   | No       | specific feature.  Once the feature is disabled in this manner only re-Flashing the ME |  |  |
| ME Power Packages Features Supported Manageability Applicat Intel® Anti-Theft (AT         | KVM Permanently Disabled?  | Yes      | region can re-enable the feature. Fields are read only if the feature                  |  |  |
|   | TLS Permanently Disabled?  | No       | not supported by respective PCH SKU selected by PCH SKU pull dov (see Section 2.5).    |  |  |
|   | Intel <sup>®</sup> Anti-Theft<br>Technology Permanently<br>disabled                    | No       |  |  |  |
|   | Intel <sup>®</sup> ME Network<br>Service Permanently<br>disabled                       | No       |  |  |  |
|   | Service Advertisement<br>and Discovery<br>Permanently Disabled                         | Yes      |  |  |  |
|   | Intel <sup>®</sup> Manageability<br>Application Enable/<br>Disable                     | Disabled | Disabled (not supported on 1.5MB FW)   |  |  |

Since 1.5MB FW does not support "Manageability Application" when users select **Flash Image | ME Region | Configuration | Manageability Application**, the following Warning message will be displayed.



Figure 2-5. Manageability Application Warning




Table 2-26. Flash Image | ME Region | Configuration | Intel® Anti-Theft Technology

| Location  | Parameter                                  | CRB Set To       | Settings for Any Platform   |
|---|--|------------------|---|
| Follow navigation tree below:   | Yellow                                     | means custom set | ttings may be required.   |
| <ul> <li>Select Flash Image   ME<br/>Region   Configuration  <br/>Intel<sup>®</sup> Anti-Theft</li> </ul>   | Allow Unsigned Assert<br>Stolen            | false            | Treat as reserved.  |
| Technology  Set the parameters in the Intel® Anti-Theft Technology section as shown  ME Power Packages Features Supported Manageability Application Intel (R) Anti-Theft Technology  ME Debug Event Service Setup and Configuration  ICC Data | Intel(R) Anti-Theft BIOS<br>Recovery Timer | Disabled         | This timer will enable a 30 minute window to allow a firmware/BIOS reflash before the system is powered down. |



Table 2-26. Flash Image | ME Region | Configuration | Intel® Anti-Theft Technology

| Location | Parameter                                | CRB Set To                            | Settings for Any Platform  |
|----------|--|---------------------------------------|--|
|          | Flash Protection Override<br>Policy Hard | Allowed When<br>AT Not<br>Provisioned | This option determines if the ME will enter a disabled state to allow full SPI device reflashing when the manufacturing override jumper (HMFPRO) is set.  Always Allowed - Full SPI re-flash will always be allowed regardless of Intel®AT enrollment state.  Allowed When AT Not Provisioned - Full SPI re-flash allowed if Intel®AT has not been enrolled. |
|          | Flash Protection Override<br>Policy Soft | Allowed When<br>AT Not<br>Provisioned | This option determines if the ME will enter a disabled state via BIOS based MEI messages and allow ME only region reflash.  Always Allowed - Intel®ME region reflash will always be allowed regardless of Intel®AT enrollment state.  Allowed When AT Not Provisioned - Intel®ME region re-flash allowed if Intel®AT has not been enrolled.                  |



Table 2-27. Flash Image | ME Region | Configuration | ME Debug Event Service

| Location   |  | Parameter                         | ME Debug<br>Enabled SPI<br>Critical<br>Logging* (FITC<br>Default) | Full ME Debug<br>Enabled   | Settings for Any Platform  |
|--|--|-----------------------------------|---|--|--|
| Follow navigation tree belo  | DW:  | Green means                       | custom settings n   | nay be required (fo  | or enabling ME Debug only)   |
| Select Flash I mage  | ME Region  | Error Filter                      | Critical  | All  |  |
| Configuration   ME   | Debug Event  | Logging<br>Interface -<br>Network | false   | true   | Set to <b>true</b> only for platforms with Intel <sup>®</sup> LAN.   |
| Set the parameters in  |  |                                   | folco   | folco  | Can be set to <b>true</b> for platforms  |
| Event Service section  Flash Image  Descriptor Region                        | n as shown   | Logging<br>Interface -<br>SMBus   | false   | false  | Can be set to <b>true</b> for platforms with no Intel <sup>®</sup> LAN. May also be set to <b>true</b> if ME Debug logging through SMBus is desired. |
| PDR Region GbE Region Ghear ME Region Ghear ME Region Ghear ME Configuration |  | Logging<br>Interface - Flash      | true  | false  | Note: This should only be used with the Critcal filter setting options from the first column (ME Debug Enabled SPI Logging).                         |
| ME<br>Power Packag   |  | Logging<br>Interface - PRAM       | false   | false  |  |
| 🗀 Features Supp  | orted  | Buffer Size                       | 0   | 24   | Default is <b>0</b> .  |
| ME Debug Eve   | neft (AT-p) Technolog<br>ent Service               | Buffer Mode                       | Blocking  | Buffered   | <b>Note:</b> Delayed Flush is not supported.   |
| E Setup and Cor<br>E ICC Data<br>BIOS Region                                 | figuration   |                                   |   |  | <b>Note:</b> Buffered mode should never be used when using SPI logging.  |
|  |  | Source IP<br>Address              | 10.2.0.2  | 10.2.0.2   |  |
|  |  | Destination IP                    | 10.2.0.255  | 10.2.0.255   |  |
| Parameter  | Value  | Address                           | 0C FF 17 22 FF  | 0C FF 17 22 FF   | This is the MAC address of the   |
| Error Filter   | All  | Destination MAC Address           | 2D  | 2D   | This is the MAC address of the SUT.  |
| Logging Interface - Network  | false  |                                   |   |  | 301.   |
| Logging Interface - SMBus  | true   | Slave Address<br>Enable           | false   | true   |  |
| Logging Interface - Flash  | false  |                                   | 0,400   | OvE/   | Default is OVE 4   |
| Logging Interface - PRAM   | false  | Slave Address                     | 0x00  | 0x56   | Default is <b>0x56</b> .   |
| Buffer Size  | 24   | Event Filters                     | Filter Group 1:   | <u>Basic</u>   |  |
| Buffer Mode  | Buffered   |                                   | 0x00000001  | Filter Group 1:  | Event Filter Name of Event Filter  |
| Source IP Address  | 10.2.0.2   |                                   | Filter Group 76:  | 0x00000001   | Groups Group   |
| Destination IP Address Destination MAC Address                               | 10.2.0.255<br>0C FF 17 22 FF 2D                    |                                   | 0x000000FE  | Filter Group 5:  | 1 <u>CheckPoint</u>  |
| Slave Address Enable   | true   |                                   |   | 0x00000003   | 4 Loader   |
| Slave Address Enable   | 0x56   |                                   | All other values  | Filter Group 6:  | 5 Power Management   |
| Event Filters  | Click To Edit                                      |                                   | set to:   | 0x000F0000   | 6 Thermal Reporting  |
| Basic Filter configuration   |  |                                   | 0x00000000  | Filter Group 70:   | 70 HECI  |
| Filter Group 1   | 0x00000001   |                                   |   | 0x00000001   | 74 MBP   |
| Filter Group 5   | 0x00000001   |                                   |   | Advanced   | 75 BIOS Debug  |
| Filter Group 6   | 0×000F0000   |                                   |   | (Intel® LAN)   | Note: To enable Filter groups  |
| Filter Group 70  Advanced Filter configu                                     | 0×00000001   |                                   |   | Filter Group 1: 0x0000001  | <b>74</b> and <b>75</b> add a <b>1</b> value.  |
| Filter Group 1   | 0×00000001   |                                   |   | Filter Group 4:<br>0x000003F6  |  |
| Filter Group 4<br>Filter Group 5   | 0x000003F6<br>0x00000003                           |                                   |   | Filter Group 5:  |  |
| Filter Group 6   | 0×000F0000   |                                   |   | 0x00000003   |  |
| Filter Group 70  | 000000000  |                                   |   | Filter Group 6:  |  |
| Advanced Filter confi  | 0x00000001   |                                   |   |  |  |
| Advanced Filter configu  |  | :                                 |   | Ox000F0000<br>Filter Group 70:   |  |
| Filter Group 1<br>Filter Group 4   | 0x0000003Fe  | :                                 |   | 0x000F0000<br>Filter Group 70:<br>0x00000001   |  |
| Filter Group 1 Filter Group 4 Filter Group 5 Filter Group 6                  | 0x00000000<br>0x00000000<br>0x00000000<br>0x000000 |                                   |   | Ox000F0000<br>Filter Group 70:   |  |
| Filter Group 1<br>Filter Group 4<br>Filter Group 5                           | 0x000000000000000000000000000000000000             |                                   |   | oxoooFo000 Filter Group 70: oxooo00001 Advanced (SMBus) Filter Group 1:  |  |
| Filter Group 1 Filter Group 4 Filter Group 5 Filter Group 6                  | 0x00000000<br>0x00000000<br>0x00000000<br>0x000000 |                                   |   | oxooofoooo Filter Group 70: oxooooooo1 Advanced (SMBus) Filter Group 1: oxoooooo1 Filter Group 4:  |  |
| Filter Group 1 Filter Group 4 Filter Group 5 Filter Group 6                  | 0x00000000<br>0x00000000<br>0x00000000<br>0x000000 |                                   |   | 0x000F0000 Filter Group 70: 0x0000001 Advanced (SMBus) Filter Group 1: 0x0000001 Filter Group 4: 0x000003F6 Filter Group 5:                            |  |
| Filter Group 1 Filter Group 4 Filter Group 5 Filter Group 6                  | 0x00000000<br>0x00000000<br>0x00000000<br>0x000000 |                                   |   | 0x000F0000 Filter Group 70: 0x0000001 Advanced. (SMBus) Filter Group 1: 0x0000001 Filter Group 4: 0x000003F6 Filter Group 5: 0x0000003 Filter Group 6: |  |
| Filter Group 1 Filter Group 4 Filter Group 5 Filter Group 6                  | 0x00000000<br>0x00000000<br>0x00000000<br>0x000000 |                                   |   | 0x000F0000 Filter Group 70: 0x0000001 Advanced (SMBus) Filter Group 1: 0x0000001 Filter Group 4: 0x000003F6 Filter Group 5: 0x0000003                  |  |

Intel<sup>®</sup> 7 Series Family- Intel<sup>®</sup> ME - 1.5MB FW Bring Up Guide



Table 2-28. Flash Image | ME Region | Configuration | Setup and Configuration

| Location   | Parameter  | CRB Set To  | Settings for Any Platform  |  |  |
|--|--|-------------|--|--|--|
| Follow navigation tree below:  | Yellow means custom settings may be required.        |             |  |  |  |
| Select Flash Image   ME<br>Region   Configuration  <br>Setup and Configuration   | ODM ID used by Intel(R) Services                     | 0x00000000  | These fields are used by Intel <sup>®</sup> Services.  Intel <sup>®</sup> Identity Protection Technology   |  |  |
| Set the parameters in the Setup and Configuration  | System Integrator ID used by Intel(R) Services       | 0x00000000  | (Intel® IPT) use ODM ID field only (for platform identification between the OEM  |  |  |
| section as shown   | Reserved ID used by Intel(R) Services                | 0x00000000  | and the ISBV).   |  |  |
| ™ Manageability Application     ™ Intel® Anti-Theft (AT-p) Te     ™ ME Debug Event Service     Setup and Configuration | MCTP static EIDs                                     | 0x920030    | Defines the ME 8 bit MCTP endpoint IDs for<br>Each SMBus segment. Only bits 0-7 are<br>supported to be modified. Bits 8-23 must<br>be left to 0x9200 |  |  |
| ☐ ICC Data   | MCTP Info 3G   | 0x02        | This field must be set to the 7-bit SMBus address of the 3G NIC. Only supported if using Intel <sup>®</sup> Anti-Theft Technology with a 3G NIC      |  |  |
|  | Permit Period Timer<br>Resolution                    | Days        | Treat as reserved.   |  |  |
|  | PKI DNS Suffix                                       | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Default Certificate<br>Active                    | false       | Treat as reserved.   |  |  |
|  | OEM Default Certificate<br>Friendly Name             | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Default Certificate<br>Stream                    | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Default Certificate 2-<br>5 Active               | false       | Treat as reserved.   |  |  |
|  | OEM Default Certificate 2-<br>5 Friendly Name        | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Default Certificate 2-<br>5 Stream               | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Customizable<br>Certificate 1-3 Active           | false       | Treat as reserved.   |  |  |
|  | OEM Customizable<br>Certificate 1-3 Friendly<br>Name | Leave Blank | Treat as reserved.   |  |  |
|  | OEM Customizable<br>Certificate 1-3 Stream           | Leave Blank | Treat as reserved.   |  |  |



### 2.6.2 Clock Control Parameters

Table 2-29. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | FCIM/BTM Specific Registers

|   | D :  | December CDD Set To Settings for Any Dietform  |   |  |  |  |
|---|--|--|---|--|--|--|
| Location  | Parameter  | CRB Set To   | Settings for Any Platform   |  |  |  |
| Follow navigation tree belo On the navigation tree left, select the Flash II ME Region   Configu   ICC Data   ICC Pro FCIM/BTM Specific | to the mage   ration file 0   Note: BCLK overclock Section B.3.22 BCLK overclock operational sta | Green means custom settings may be required (for overclocking only).  Note: BCLK overclocking requires the PCH SKU to support BCLCK overclocking. See Section B.3.22 for detail on PCH SKU that support BLCK overclocking. Note that BCLK overclocking places the platform in an unsupported configuration and/or operational state and can result in platform instability, physical damage, and data loss. BCLK overclocking margins are not quaranteed or supported. |   |  |  |  |
| Registers Set the parameters in FCIM/BTM Specific Registers section as s in the table below  Note: Do not switch betw                   | hown   | FCIM:<br>0x0001_1A33   | This parameter controls clock source selection for non-PCI Express* clocks. See Section B.3.1 for more information on this parameter.  Ox0001_1A34 = FCIM overclocking  |  |  |  |
| FCIM and BTM def<br>manually. Always of<br>BTM/FCIM Select<br>parameter under F<br>Image   Descrip<br>Region   PCH Str                  | SRC Source Select  lash cor aps  | FCIM:<br>0x0003_3733<br>BTM:<br>0x0000_0000  | This parameter controls clock source selection for PCI Express* clocks. See Section B.3.2 for more information on this parameter.  Ox0013_3744 = FCIM overclocking  |  |  |  |
| PCH Strap 17 to<br>between Full Cloc<br>Integration Mod<br>Buffered Throug<br>Mode.   | k Select   | FCIM: 0x0008_8CBF  BTM: 0x0000_0878  | This parameter controls reference clock selection for PLLs. See Section B.3.3 for more information on this parameter.  Ox000A_8CBE = FCIM overclocking  |  |  |  |
| ME Region Configuration ME Power Package Features Suppo   |  | FCIM:<br>0x8000_000C   | This parameter controls PLL enables. See Section B.3.4 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |  |
| Manageability A  Intel® Anti-The  ME Debug Even  Setup and Conf   | pplicatio Input Buffer Enable ft (AT-p t Service   | FCIM:<br>0x0000_002F<br>BTM:<br>0x8000_000C  | This parameter controls enabling of input buffers. See Section B.3.9 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |  |
| ☐ ☐ ICC Data ☐ ☐ ICC Profile ☐ FCIM/B ☐ ICC Re  | TM Speci<br>pisters  | FCIM:<br>0x0000_05EB<br>BTM:<br>0x0000_0009  | This parameter controls enabling of divider blocks. See Section B.3.10 for more information on this parameter.  Ox0000_05FF = FCIM overclocking  Note: PCH use the 14.31818Mhz Fraction divisor to provide clock for PCH internal legacy 8254, and PM timers. Turning off the 14.31818Mhz Fraction divisor will turn off clock to the PCH legacy 8254, and PM |  |  |  |
| Parameter   Value   |  |  | timers. The 14.31818Mhz Fraction divisor should <b>NOT</b> be turn off even if it is not used externally.   |  |  |  |
| PLLRCS 0x000880 PLLEN 0x000000 IBEN 0x000000 DIVEN 0x000000 SSCCTL 0x000100   | SSC Control OC 12F IEB   | FCIM:<br>0x0001_0000<br>BTM:<br>0x0000_0000  | This parameter controls spread spectrum modulation capability of SSC blocks. See Section B.3.15 for more information on this parameter.  Ox0000_0000 = FCIM overclocking  |  |  |  |



Table 2-30. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | ICC Registers

| Location  | Parameter                                      | CRB Set To                                    | Settings for Any Platform  |  |  |
|---|--|---|--|--|--|
| Follow navigation tree below:   | Yellow n                                       | Yellow means custom settings may be required. |  |  |  |
| On the navigation tree to the left, select the Flash Image   ME Region   Configuration   ICC Data   ICC Profile 0   ICC Registers     Set the parameters in the ICC Registers section as shown in the table below  Note: BTM/FCIM Select parameter under Flash Image   Descriptor Region   PCH  | Flex Clock Source Select                       | 0x0000_0232                                   | This parameter controls muxing to select sources for Flex Clock outputs. Each nibble from most to least significant bit is for FLEX3:0. See Section B.3.3 for more information on this parameter.  Note: 27 Mhz option is available in the tool, but is not extensively tested by Intel® and is not recommended for use.  Recommend keeping defaults for bring up with Intel® ME FW.                       |  |  |
| Straps   PCH Strap 17 has<br>no effect on values in this  |  | 0 4555 0505                                   |  |  |  |
| section.  ME Region  Gonfiguration  | Output Clock Enable                            | 0x1FFF_0F8F                                   | This parameter controls enabling of output buffers. See Section B.3.8 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |
| ···· ME   | Output Clock Allow                             | 0x0DFF0F8F                                    | This parameter controls allowing of enable/  |  |  |
| Power Packages Features Supported Manageability Applicatio Intel® Anti-Theft (AT-p ME Debug Event Service Setup and Configuratior ICC Data  | Enable/Disable Before POST  Output Clock Allow | 0x01FF0F8F                                    | disable of output buffers <b>before</b> BIOS END_OF_POST Intel <sup>®</sup> MEI message. The structure of this parameter is identical to OCKEN parameter. See Section B.3.8 for more information on this parameter. Change to <b>0x0DFF0F8F</b> to prevent DMI clock from being disabled by application running before POST.  Default is <b>0x00FF_0F8F</b> .  This parameter controls allowing of enable/ |  |  |
| FCIM/BTM Sped  ICC Registers  Clock Range De  BIOS Region   | Enable/Disable After<br>POST                   |   | disable of output buffers after BIOS END_OF_POST Intel® MEI message. The structure of this parameter is identical to OCKEN parameter. See Section B.3.8 for more information on this parameter.  Change to Ox01FF0F8F to prevent DMI, PEG A, and PEG B clocks from being disabled by application running after POST.   |  |  |
| Parameter         Value           FCSS         0x00000232           OCKEN         0x1FFF0F8F           Output Clock Allow Enable/Disable Bef         0x1FFF0F8F           Output Clock Allow Enable/Disable Aft         0x1FFF0F8F           PM1         0x00000000           SEBP1         0x00009999           SEBP2         0x00099999           DIVSET         0x0455551           SSC1PARMS         0x12704428           SSC2PARMS         0x12704C30           SSC3PARMS         0x12704428           PMSRC2LK1         0x76543210           PMSRCCLK2         0x00000F98 |  |   | Default is <b>0x00FF_0F8F</b> .  |  |  |
|   | PM1 - Power Management                         | 0x0000_001F                                   | This parameter controls power management features of clocks. See Section B.3.11 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |



Table 2-30. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | ICC Registers

| Location  | Parameter                                     | CRB Set To  | Settings for Any Platform  |  |  |
|---|---|-------------|--|--|--|
| · ← ME Region  □ · ← Configuration  | PM2 - Power Management                        | 0x0000_0000 | This parameter controls power management CLKRUN for PCI clocks. See Section B.3.12 for more information on this parameter.   |  |  |
| ME  | Yellow means custom settings may be required. |             |  |  |  |
| Power Packages Features Supported Manageability Applicatio Intel® Anti-Theft (AT-p ME Debug Event Service | SEBP1   | 0x0000_9999 | This parameter controls double/single load series resistance and slew rate for FLEX clocks. See Section B.3.13 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.   |  |  |
| ☐ Setup and Configuration ☐ ☐ ICC Data ☐ ☐ ICC Profile 0 ☐ FCIM/BTM Spec                                  | SEBP2   | 0x0009_9999 | This parameter controls double/single load series resistance and slew rate for PCI clocks. See Section B.3.14 for more information on this parameter.  Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |
| ICC Registers   | DIVSET  | 0x0045_5551 | Treat as reserved.   |  |  |
| ⊕ Clock Range De BIOS Region  | PI12BiasParms                                 | 0x0888_0888 | This is a Chipset Configuration (PCHCFG) parameter.  0x0000_0888 = FCIM overclocking   |  |  |
|   | SSC1PARMS                                     | 0x1270_A428 | Treat as reserved.   |  |  |
|   | SSC2PARMS                                     | 0x1270_4C30 | Note: For platform that support Wimax Friendly Clocking- change this registers setting to 0x1270_F418 otherwise treat this registers as reserved and use default value For more information on PCH SKU that support Wimax Friendly Clocking, see appendix B.3.22 |  |  |
|   | SSC3PARMS                                     | 0x1270_4C30 | Treat as reserved.   |  |  |
|   | SSC4PARMS                                     | 0x1270_A428 | Treat as reserved.   |  |  |
|   | SSC2OCPARMS                                   | 0x0000_0000 | Note: or platform that support Wimax Friendly Clocking - change this registers setting to 0x0000_0300 otherwise treat this registers as reserved and use default value For more information on PCH SKU that support Wimax Friendly Clocking, see appendix B.3.22 |  |  |
|   | PMSRCCLK1                                     | 0x7654_3210 | This parameter as signs dynamic CLKRQ# control of SRC clocks. See Section B.3.16 for more information on this parameter. Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |
|   | PMSRCCLK2                                     | 0x0000_0F98 | This parameter as signs dynamic CLKRQ# control of SRC clocks. See Section B.3.17 for more information on this parameter. Recommend keeping defaults for bring up with Intel® ME FW.  |  |  |



Table 2-31. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | Clock Range Definition Record 0 (Sheet 1 of 3)

| Location   | Section   |               | Settings for Any Platform                        |   |
|--|---|---------------|--|---|
| Follow navigation tree below:  | Yellow means custom settings may be required.   |               |  |   |
| On the navigation tree to the left, select the Flash I mage   ME Region   Configuration   ICC Data   ICC Profile 0   Clock Range Definition Record 0  Set the parameters in the  | Green means custom settings may be required (for BCLK overclocking only).  Note: BCLK overclocking requires the PCH SKU to support BCLCK overclocking. See Section B.3.22 for detail on PCH SKU that support BLCK overclocking. Note that BCLK overclocking places the platform in an unsupported configuration and/or operational state and can result in platform instability, physical damage, and data loss. BCLK overclocking margins are not guaranteed or supported. |               |  |   |
| Clock Range Definition Record 0 section as shown in  | 120/27 MHz Graphics Clock   | (DIV1-S)      |  | Treat as reserved.  |
| the table below  Note: ClockDivMin refers to   | Processor or Platform DMICLK (DIV2-S)   |               | Parameters not shown may be treated as reserved. |   |
| minimum divider value<br>which corresponds to<br><u>maximum</u> frequency  | Parameter   | CRB Set<br>To | CRB OC<br>Set To                                 | Comments  |
| output value. ClockDivMax refers to maximum divider value which corresponds to minimum frequency output value.   | Clock Div Min   | 0x0C00        | 0x0400   | Recommended maximum clock divider frequency is 100.0 MHz (clock divider minimum = 0xC00).   |
| Note: Changes are required only if overclocking, otherwise defaults may be used.  ☐ ICC Data ☐ ICC Profile 0 ☐ FCIM/BTM Specific ICC Re ☐ ICC Registers ☐ ICC Registers ☐ ICC Range Definition Rec   |   |               |  | Change to <b>0x180</b> (800 MHz) if BCLK overclocking is being utilized. If the limit for BCLK overclocking is desired to be lower, use one of the following values: <b>0x180</b> = 800 MHz <b>0x200</b> = 600 MHz <b>0x300</b> = 400 MHz <b>0x400</b> = 300 MHz <b>0x40C</b> = 250.1629 MHz <b>0x4554</b> = 225.2199MHz <b>0x600</b> = 200 MHz <b>0x6DA</b> = 175.1425 MHz |
| Parameter         Value           Clock Div Min         0x0C00           Clock Div Max         0x0C06           SSC Change Allowed Mask         true           SSC Spread Mode Control Up         false           SSC Spread Mode Control Center         false           SSC Spread Mode Control Down         true |   |               |  | Ox800 = 150 MHz<br>Ox892 = 140.0182 MHz<br>Ox93A = 130.0593 MHz<br>OxA00 = 120 MHz<br>OxAE8 = 110.0287 MHz<br>OxB6C = 105.0616 MHz  |
| SSC Spread Percent Max 50 Clock Usage 0x000  | Clock Div Max   | 0x0C00        | OxOCOE   | For Basic platform configuration, recommended minimum clock divider frequency is 100MHz clock divider maximum = 0xC00)  For platform that support Wimax friendly clocking or overclocking, the recommended minimum clock divider  |
|  |   |               |  | frequency is 99.5463 MHz (clock divider maximum = <b>OxCOE</b> ).  For more information on PCH SKU that support Wimax Friendly Clocking or overclocking, see appendix B.3.22  |



Table 2-31. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | Clock Range Definition Record 0 (Sheet 2 of 3)

| Location | Section                           |       |   | Settings for Any Platform   |
|----------|-----------------------------------|-------|---|---|
|          | SSC Change Allowed true  Mask     |       | This determines if the SSC parameters of this clock resource can be controlled by the handled request record. |   |
|          | SSC Spread Mode Control<br>Up     | fal   | lse   |   |
|          | SSC Spread Mode Control<br>Center |       |   |   |
|          | SSC Spread Mode Control<br>Down   | tr    | ue  |   |
|          | SSC Spread Percent Max            | 5     | 0   |   |
|          | Clock Usage                       | 0x0DF | 0x007   | Change to indicate processor/DMI (0x007) if overclocking is being utilized. Default is 0x0DF. |
|          | Section                           |       |   | Settings for Any Platform   |



Table 2-31. Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | Clock Range Definition Record 0 (Sheet 3 of 3)

| Location | Section                            |                |        | Settings for Any Platform  |
|----------|------------------------------------|----------------|--------|--|
|          | PCH DMICLK (DIV3)                  |                |        | Make changes below only if overclocking. Parameters not shown may be treated as reserved.  |
|          | Parameter                          | CRB<br>Default |        | Comments   |
|          | Clock Div Min                      | 0x0C00         | 0x0C00 | Recommended maximum clock divider frequency is 100.0 MHz (clock divider minimum = 0xC00).  |
|          | Clock Div Max                      | 0x0C00         | 0x0C0E | For Basic platform configuration, recommended minimum clock divider frequency is 100MHz clock divider maximum = 0xC00)   |
|          |                                    |                |        | For platform that support Wimax friendly clocking or overclocking, the recommended minimum clock divider frequency is 99.5463 MHz (clock divider maximum = 0xC0E). |
|          |                                    |                |        | <ul> <li>For more information on PCH SKU<br/>that support Wimax Friendly<br/>Clocking or overclocking, see<br/>appendix B.3.22</li> </ul>                          |
|          | SSC Change Allowed<br>Mask         | tr             | ue     | This determines if the SSC parameters of this clock resource can be controlled by the handled request record.  |
|          | SSC Spread Mode Control<br>Up      | fa             | lse    |  |
|          | SSC Spread Mode Control<br>Center  | fa             | Ise    |  |
|          | SSC Spread Mode Control<br>Down    | tr             | ue     |  |
|          | SSC Spread Percent Max             | 5              | 0      |  |
|          | Clock Usage                        | 0x000          | 0x0D8  | Change to indicate PCH PCI Express* and PCI ( <b>0x0D8</b> ) if overclocking is being utilized. Default is <b>0x000</b> .  |
|          | Section                            |                |        | Settings for Any Platform  |
|          | 120 MHz SSSC Graphics Clock (DIV4) |                |        | Treat as reserved.   |


## 2.7 Build SPI Flash Binary Image

## 2.7.1 Build SPI Flash Binary Image

In the main menu select **Build | Build Image**. The image will be saved in the directory specified by **\$DestDir** parameter and will be named **outimage.bin**, unless the default **Output Directory** in **Build | Build Settings** was changed (see Section 2.1).



Figure 2-6. Build | Build Image



#### 2.7.2 Save Your Settings

In the main menu select **File | Save As...**. Select a name and location for the XML file that contains all the settings configured thus far. It is recommended that you save this file in your **[root)]\Tools\System Tools\Flash I mage Tool** directory for easy access.

Assuming that the custom settings file was saved as **customfile.xml** to the FITC directory (**[root)]**\Tools\System Tools\Flash I mage Tool), then these settings could be loaded in the FITC GUI itself using the main menu option File | Load....

**Note:** Previous platform (ie. Ibex Peak) generations of the FITC tool required multiple configuration files to be edited and saved. For this generation, only one configuration file **(customfile.xml)** is required.

This custom settings file could also be used to generate an SPI Flash binary image using the command line, with a command of the form:

```
fitc.exe [xml_file] [/o <file>] /b
```

Example usage: > fitc.exe newfiletmpl.xml /o .\temp.bin /b

#### where:

- <xml\_file> The XML configuration file saved when configuring FITC.
- /o <file> The path and filename where the image will be saved. This command
  overrides the 'Output path' in the XML file.
- /b Automatically builds the Flash image. The FIT GUI will not be displayed when
  this flag is set, since FIT will run in auto-build mode. Error messages will be
  displayed by FITC, if necessary.

### 2.7.3 Protect Saved Configuration XML File


To avoid custom-configured values from ever overwritten when loading new binaries files (ie: when loading binaries into BIOS, GbE and ME regions in FITC) do the following (see Figure 2-7):

 After building the SPI Flash binary image and saving your configuration, close Flash Image Tool



- Right-click on the saved FITC configuration XML file (customfile.xml) and select Properties
- Check the Read-Only checkbox and click OK

Figure 2-7. Protecting FITC Configuration XML File



§ §



# 3 Image Creation: Flash Image Tool Wizard

Flash Image Tool (FITC) can be used to generate either a full SPI Flash binary image with Descriptor, GbE, BIOS, and Intel<sup>®</sup> ME Regions. Additionally, it can be used to create a simple image containing only the Intel<sup>®</sup> ME Region only for use with custom SPI Flash binary image assembly solutions. Use the steps shown in following sections.

After this image has been created, it will need to be burned onto the target platform's SPI Flash device(s). Section 4, "Programming SPI Flash Devices and Checking Firmware Status" later in this document provides steps to do this.

There are two different interfaces for this tool. A wizard mode and an advanced mode:

- For the wizard mode "FITC Wizard", please continue with this section. FITC Wizard is intended to streamline the Flash image creation process and is designed for ease of use. Most users should use this mode.
- For the advanced mode "FITC", please see Section 2.

Note:

The Flash Image Tool may be updated throughout the release cycles. As a general rule, please ensure you use the tools, images and other content from the same kit and refrain from using different version tools.

## 3.1 Start FITC and Load the Default Settings XML File

- Invoke Flash Image Tool. Using Explorer\*, navigate to [root]\Tools\System
  Tools\Flash Image Tool. Verify that the directory contents are correct (see
  Section 1.7). Double-click fitc.exe.
- In the main menu select File | Open.... In the Open dialog that appears navigate to [root]\Tools\System Tools\Flash I mage Tool. Click on newfiletmpl.xml and click OK.

# 3.2 Step-by-Step Guide to Build SPI Flash Image with FITC Wizard Interface

Start the wizard mode by either pressing the **F9 key** or by using the menu option **Help** | **Wizard**. Next follow the steps in this section to create a 1.5MB5MB SPI Flash image.

Note:

For platform intended to support WiMAX friendly clocking, set **SSC2PARMS** = **0x1270\_F418** and **SSC2OCPARMS** = **0x0000\_0300**. The SSC2PARMS and SSC2OCPARMS can only be accessed by using FITC advance mode. These registers can be found under ME Region | Configuration Data | ICC Profile X | ICC Registers.

For more information on PCH SKU that support WiMAX friendly clocking, see Appendix B.3.22.



Table 3-1. FITC Wizard - Serial Flash Configuration (Sheet 1 of 2)






Table 3-1. FITC Wizard - Serial Flash Configuration (Sheet 2 of 2)

| # | CRB Setting   | Settings for All Platforms  |  |  |
|---|---|---|--|--|
| 5 | 33MHz   | Set to the lowest common frequency of all SPI Flash devices on the platform. Sets the following:  Read ID and Read Status clock frequency  Write and erase clock frequency  Fast read clock frequency   |  |  |
| 6 | Unchecked   | This setting determines if all SPI flash attached to the PCH will support the Single Input Dual Output Fast Read using Opcode 3Bh.  |  |  |
| 7 | Set "Opcodes 0-3" to <b>0</b>   | The opcode specified here will not be permitted by the PCH's SPI controller for hardware sequencing. See Intel® 7 Series Chipset SPI programming Guide for more details. <b>0</b> = no instruction is specified   |  |  |
| 8 | FITC Wizard Jump Menu   | Click the drop-down menu button to jump to another screen in the FITC Wizard. Accessible jump screens are highlighted in a bold font. Grayed out selections become bold and selectable during progression through the wizard. This allows for easy return to previous screens to change parameters. |  |  |
| 9 | Click the "Help" button on any page to get more information on the parameters and settings. |   |  |  |
|   | Click <b>Next</b> to advance to the next screen.  |   |  |  |



Table 3-2. FITC Wizard - Image Source Files (Sheet 1 of 2)






Table 3-2. FITC Wizard - Image Source Files (Sheet 2 of 2)






Table 3-3. FITC Wizard - VSCC Configuration






Table 3-4. FITC Wizard - LAN Configuration (Sheet 1 of 2)







Table 3-4. FITC Wizard - LAN Configuration (Sheet 2 of 2)

| # | CRB Setting   | Settings for All Platforms  |  |
|---|---|---|--|
|   |   | This setting should be unchecked to enable MACsec.  |  |
| 4 |   | The "MACsec ready" bit in the ME descriptor region should be enabled for support.   |  |
|   |   | This bit must be set in the manufacturing plant and will not be accessible after shipment.  |  |
|   | Unchecked   | MACsec is a hop-by-hop network security solution. It provides Layer 2 encryption and authenticity/integrity protection for packets traveling between MACsec-enabled nodes of the network. The key components that need to support this functionality are the server, client and switch network interface devices. |  |
|   |   | <b>Note:</b> If MACsec is enabled by IT in the network infrastructure Intel <sup>®</sup> AMT will not function properly. See IBL document 461067 for further details." CDI is an Intel <sup>®</sup> -internal term. IBL is what the customers use.  |  |
|   | Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen. |   |  |



Table 3-5. FITC Wizard - Intel® ME Application Permanent Disable (Sheet 1 of 2)





## Table 3-5. FITC Wizard - Intel® ME Application Permanent Disable (Sheet 2 of 2)

| # | CRB Setting   | Settings for All Platforms   |  |
|---|---|--|--|
| 2 | Select the Platform Type SKU<br>from the drop-down on pre-<br>production silicon. Valid Choices<br>for Intel <sup>®</sup> 6 Series Chipset<br>Platform are: | • Intel® H67 Express Chipset • Intel® P67 Express Chipset • Intel® H61 Express Chipset • Intel® Z68 Express Chipset • Mobile Intel® HM65 Express Chipset   |  |
| 3 | Grayed out  | The Manageability Application feature is not supported on 1.5MB FW SKUs and is grayed out  The 'KVM Permanently Disable' checkbox will disable the KVM system when selected.   |  |
| 4 | Unchecked   | Intel® ME Network Services. If Permanently Disable is checked this will disable all ME Network Services communication except ARP offload and RMCP ping response.   |  |
| 5 | Unchecked   | If using Intel® integrated graphics solution and the target platform supports HD playback support from the Intel® Graphics driver, then PAVP must NOT be Disabled. Availability of PAVP feature is dependent on the SKU Type selected in Step 1. If this feature is not grayed out, then you have the option to permanently disable it by checking this box. |  |
| 6 | Unchecked   | Checked = disables the Intel <sup>®</sup> Anti-Theft Technology (Intel <sup>®</sup> AT) feature.  Unchecked = enables the Intel <sup>®</sup> Anti-Theft Technology (Intel <sup>®</sup> AT) feature.  Note: Availability of Intel <sup>®</sup> AT feature is dependent on the SKU type selected in Step 2.  |  |
|   | Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen.   |  |  |



Table 3-6. FITC Wizard - Intel® ME Kernel Configuration Parameters (Sheet 1 of 2)






Table 3-6. FITC Wizard - Intel® ME Kernel Configuration Parameters (Sheet 2 of 2)

| #  | CRB Setting  | Settings for All Platforms   |
|----|--|--|
| 5  | Grayed out   | Intel <sup>®</sup> Intel <sup>®</sup> Please consult with the platform hardware design to determine the appropriate setting  Power Package 2: not supported for 1.5MB SKU  |
| 6  | Checked  | This value will determine if M3 power rail is present on the platform for proper firmware behavior  Checked = Platform hardware supports M3 power rail  Unchecked = Platform hardware has no separate M3 power rail  Note: Please consult with the platform hardware design to determine the appropriate setting.  Note: This value is automatically checked and greyed out if Power Package 2 Supported is checked.                   |
| 7  | Unchecked  | Checked = Platform HW configuration supports DSW rail and entry into Deep Sx.  Unchecked = For mobile platforms, platform EC supports SUSPWRDNACK capability.  For desktop platforms, platform does not support DSW rail or Deep Sx.  Note: Please consult with the platform hardware design to determine the appropriate setting.   |
| 8  | SLP_LAN# (MGPIO3)  | This informs the Intel <sup>®</sup> ME how the Intel <sup>®</sup> LAN well is powered. If the target platform is NOT using Intel <sup>®</sup> LAN then set this to <b>Core Well</b> .  Choices for LAN Power Well Config are:  Core Well  Sus Well  ME Well  SLP_LAN#  Note: Please consult with the platform hardware design to determine the appropriate setting.  |
| 9  | Disabled   | This informs Intel <sup>®</sup> ME how the Intel <sup>®</sup> WLAN is powered. If the target platform is NOT using WLAN for Manageability (Intel <sup>®</sup> AMT) then set this to <b>Disabled</b> . Choices for WLAN Power Well Config are:  • Disabled (Default)  • Sus Well  • ME Well  • Controlled via SLP_M#    SLP_ME_CSW_DEV#  **Note: Please consult with the platform hardware design to determine the appropriate setting. |
| 10 | FW Update OEM ID<br>00000000-0000-0000-0000-<br>000000000000 | FW Update OEM ID This field provides the ability to target FWUpdate (FWUpdLcl.exe) by Platform OEM. This ID will make sure that customers can only update a platform with an image coming from the platform OEM. If set to all zeros, then any input is valid when doing a firmware update.  |



#### **Table 3-7.**







Table 3-8. FITC Wizard - Intel® ME Networking Services Setup





**Note:** The following screen on Intel<sup>®</sup> Anti Theft Technology Setup can only be accessed if the box for "Permanently Disable Intel<sup>®</sup> Anti Theft Technology?" (see Table 3-5) is unchecked. Otherwise, continue with the next FITC Wizard screen on the next page.

Table 3-9. FITC Wizard - Intel® Anti Theft Technology Setup (Sheet 1 of 2)






Table 3-9. FITC Wizard - Intel® Anti Theft Technology Setup (Sheet 2 of 2)

| # | CRB Setting                        | Settings for All Platforms   |
|---|------------------------------------|--|
| 3 |                                    | This option determines if the Intel <sup>®</sup> ME will enter a disabled state to allow full SPI device re-flashing when the manufacturing override jumper (HMFPRO) is set.       |
| • | Allowed When AT Not<br>Provisioned | Always Allowed - Full SPI re-flash will always be allowed regardless of AT enrollment state.   |
|   |                                    | Allowed When AT Not Provisioned - Full SPI re-flash allowed if AT has not been enrolled.   |
|   |                                    | This option determines if the Intel <sup>®</sup> ME will enter a disabled state via BIOS based MEI messages and allow Intel <sup>®</sup> ME only region re-flash.                  |
| 4 | Allowed When AT Not<br>Provisioned | <b>Always Allowed</b> - Intel <sup>®</sup> ME region re-flash will always be allowed regardless of AT enrollment state.  |
|   |                                    | <b>Allowed When AT Not Provisioned</b> - Intel $^{\circledR}$ ME region re-flash allowed if AT has not been enrolled.  |
|   | Address Enable unchecked           | This setting is for 3G NIC support for Intel <sup>®</sup> AT. If this card is supported by the target platform, then select Address enable and set the SMBus address for the card. |
| 5 | Address <b>0x2B</b>                | <b>Note:</b> Please consult with the platform hardware design to determine the appropriate setting.  |
|   | Click <b>Next</b> to advar         | nce to the next screen, or Back to return to the previous screen.  |



Table 3-10. FITC Wizard - DMI/PCIe\* Configuration






Table 3-11. FITC Wizard - Thermal Reporting (Sheet 1 of 2)






Table 3-11. FITC Wizard - Thermal Reporting (Sheet 2 of 2)

| # | CRB Setting   | Settings for All Platforms   |  |
|---|---|--|--|
| 4 | Desktop - CPU, PCH, & DIMMS  Mobile - PCH Only  | Select between thermal reporting using:  • CPU, PCH, & DIMMS: Legacy Intel®ME FW SMBus based thermal reporting that reports Processor, PCH and DIMMs  **Mote: ME Thermal Reporting: Advantage = Does not require PECI capability in EC. Disadvantage = no real time temperature alert level control, and no dynamic Sandy Bridge or Ivy Bridge CPU Turbo controls.  — PECI from Sandy Bridge processor is connected to PCH — BIOS sets Thermal Reporting Control (TRC) MMIO register at TBARB+1Ah to enable ME reporting of processor, PCH, and DIMM temperatures (as appropriate)  — Intel® ME thermal reporting PCI device should be enabled for proper interaction with EC, SIO, BMC, or equivalent fan control logic  • PCH Only: HW based PCH only thermal reporting. This would require PECI to be hooked up directly to EC/SIO in order to get processor temperature  **Note: Platform based Thermal Reporting: Advantage = allows full dynamic Sandy Bridge / Ivy Bridge Turbo control. Disadvantage = Requires EC/BMC with PECI capability.  — PECI from Sandy Bridge processor is connected direct to EC, SIO, BMC, or equivalent fan control logic  — BIOS sets Thermal Reporting Control (TRC) MMIO register at TBARB+1Ah = 0x0, disabling Intel®ME reporting of processor, PCH, and DIMM temperatures  — Intel®ME thermal reporting PCI device should be disabled |  |
|   | Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen. |  |  |



Table 3-12. FITC Wizard - Boot Configuration Options (Sheet 1 of 2)






Table 3-12. FITC Wizard - Boot Configuration Options (Sheet 2 of 2)

| #   | CRB Setting | Settings for All Platforms  |  |
|---|-------------|---|--|
| 2   |             | Indicates if RequesterID checking during DMI accesses is disabled. This parameter is only applicable for server platforms that contain multiple Processors. |  |
|   | Unchecked   | Unchecked = single Processor in the same platform   |  |
|   | Unchecked   | Checked = multiple Processors in the same platform  |  |
|   |             | <b>Note:</b> Please consult with the platform hardware design to determine the appropriate setting.   |  |
| Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen. |             |   |  |



Table 3-13. FITC Wizard - Integrated Clock Configuration






Table 3-14. FITC Wizard - ICC Profile 0 Single-Ended Clocks (Sheet 1 of 2)







Table 3-14. FITC Wizard - ICC Profile 0 Single-Ended Clocks (Sheet 2 of 2)

| CLKRUN protocol  Checked = Corresponding CLKOUTFLEX PCI clock is shut off when CLKRUN proto turns off PCI clocks  Note: When the corresponding CLKOUTFLEX pins are not configured for PCI 33M clock, this option is disabled and unchecked.  | # | CRB Setting | Settings for All Platforms   |
|--|---|-------------|--|
| CLKOUTFLEX[3:0] and CLKOUT_PCI[4:0].  Unchecked = Corresponding CLKOUTFLEX PCI clock is free-running, unaffected CLKRUN protocol Checked = Corresponding CLKOUTFLEX PCI clock is shut off when CLKRUN protocuturns off PCI clocks  Note: When the corresponding CLKOUTFLEX pins are not configured for PCI 33M clock, this option is disabled and unchecked. | 4 |             | Sets programmable series resistance for PCI and FLEX clocks.   |
| Departs the diversity reliance of ECSC OCVEN CERRI CERRI and RM2 Cleak Central Decomposition on the view effected  | 5 |             | CLKOUTFLEX[3:0] and CLKOUT_PCI[4:0].  Unchecked = Corresponding CLKOUTFLEX PCI clock is free-running, unaffected by CLKRUN protocol  Checked = Corresponding CLKOUTFLEX PCI clock is shut off when CLKRUN protocol turns off PCI clocks  Note: When the corresponding CLKOUTFLEX pins are not configured for PCI 33Mhz |
| Reports the dword values of FCSS, OCKEN, SEBP1, SEBP2, and PM2 Clock Control Parameters, as they are affected the settings on this screen.  See Appendix B for more information on Clock Control Parameters.  Click Next to advance to the next screen, or Back to return to the previous screen.  | 6 |             |  |



Table 3-15. FITC Wizard - ICC Profile 0 Platform & Differential Clocks (Sheet 1 of 2)






## Table 3-15. FITC Wizard - ICC Profile 0 Platform & Differential Clocks (Sheet 2 of 2)

| # | CRB Setting  | Settings for All Platforms |  |  |
|---|--|----------------------------|--|--|
| 4 | Integrated Only or Integrated & 27MHz Discrete Graphics Down Device Display clock will be controlled by Intel® Integrated Graphics Device Display Clock will only be supplied to the Intel® Integrated Graphics Device. Any Graphics Down Devices with 27-MHz clock requirement is required to utilize an external 27-MHz crystal since:  PCH cannot simultaneously supply 120 MHz Integrated Graphics clock and 2 MHz Down Device clock simultaneously  Simultaneous clocking is required for both switchable and mixed graphics configurations  Discrete Graphics Down Device Only = This option is NOT supported in Intel® Series/C216 Chipset Family  External Graphics only = Use this setting if platform supports external graphic only |                            |  |  |
| 5 | Reports the dword values of OCKEN, CSS, PLLRCS, DIVEN, PMSRCCLK1, PMSRCCLK2, IBEN, SSS, SSCCTL, PI12BIASPARAMS, and PLLEN Clock Control Parameters, as they are affected by the settings on this screen. See Appendix B for more information on Clock Control Parameters.  |                            |  |  |
|   | Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen.  |                            |  |  |



Table 3-16. FITC Wizard - Production/Nonproduction Configuration (Sheet 1 of 2)






## Table 3-16. FITC Wizard - Production/Nonproduction Configuration (Sheet 2 of 2)

| #   | CRB Setting                                       | Settings for All Platforms   |  |
|---|---|--|--|
| 2   | Unchecked   | For mobile platforms only. When this field is checked, Intel <sup>®</sup> Management Engine will assert CL_RST1# when it resets. When set to unchecked, Intel <sup>®</sup> ME does not reflect this reset. |  |
| 3   | Unchecked   | Enabled Intel <sup>®</sup> ME Debug to operate in emergency mode. See Intel <sup>®</sup> ME Debug documentation for more detail.   |  |
| 4   | Enabled: <b>Unchecked</b><br>Address: <b>0x00</b> | Note: This option should not be enabled. Treat as Reserved.  |  |
| Click <b>Next</b> to advance to the next screen, or <b>Back</b> to return to the previous screen. |   |  |  |



Table 3-17. FITC Wizard - Build (Sheet 1 of 2)






#### Table 3-17. FITC Wizard - Build (Sheet 2 of 2)

# CRB Setting Settings for All Platforms

Click **Build** to create the SPI Flash image.



- outimage(1).bin
- · outimage(2).bin

These two images are used for programming the SPI Flash devices separately (for example, using an external Flash programmer).

**Note - Full Clock Integration Mode - NO Overclocking:** You may experience a test fail result for Intel<sup>®</sup> Management Engine Test Suite (Intel<sup>®</sup> ME Test Suite) test ICC\_TST\_10, unless you set an additional value in FITC **after** finishing with Wizard. This means you will not Build an image after finishing the Wizard. Instructions:

- In FITC (not Wizard mode) navigate to Flash Image | ME Region | Configuration | ICC Data | ICC Profile 0 | Clock Range Definition Record 0 (or appropriate record #0-7)
- Navigate to subfolder Clock Range Definition Record | Processor or Platform DMICLK (DIV2-S). You will be changing a setting for the main PCI Express\* clock divider
- Change parameter Clock Div Min to 0xC00
- Change parameter Clock Div Max to 0xC00 for basic configuration. If platform support Wimax friendly clocking, set the value to 0xC0E

Not taking the above steps has  $\underline{no}$  risk or issue for production configuration and is meant to help platform successfully meet METS requirements for ICC\_TST\_11 only.



Click Finish to preserve all Wizard build settings and parameters and return to FITC advanced mode.

Click Next to advance to the next screen, or Back to return to the previous screen.

After clicking **Build**, the Flash image will be created and all setting will be present in FITC. If you want to save the setting, use File -> Save as, to save the settings in the **xml** specified.

Now that the 1.5MB5MB SPI Flash image has been created, you may jump to Section 4, "Programming SPI Flash Devices and Checking Firmware Status".

# Section 2, "Image Creation: Flash Image Tool (FITC)" is only intended

for advanced Flash image creation and most users will not need to follow it.



# 3 Programming SPI Flash Devices and Checking Firmware Status

Now that the Flash image file has been created, it can be programmed into the SPI Flash device(s) of the target machine. For platforms that don't boot, a Flash Chip Programmer will be required. For platforms that can boot to DOS or Windows\*, the Flash Programming Tool (FPT) can be used.

# 3.1 Flash Burner/Programmer

The specific use of a Flash burner/programmer is beyond the scope of this document. However, the following general steps may be followed:

- 1. Navigate to your **Output Directory** (as specified in Section 3.2 or Section 2.6.2) where your generated SPI Flash image(s) are saved. It is assumed that this image file is named **outimage.bin**.
  - If two total SPI Flash devices were specified during the build process, then additional image files will be saved, one for each SPI Flash device. These files are assumed to be named **outimage(1).bin** and **outimage(2).bin**.
- Utilize a Flash burner/programmer to program the image(s). For multiple SPI Flash devices, the images are numbered sequentially to correspond to the first and second SPI Flash device accordingly.

### 3.1.1 In-Circuit SPI Flash Programming for Mobile CRB

Mobile CRBs have the SPI Flash devices soldered down. As a result, to program the SPI Flash for mobile CRBs, follow these steps:

- 1. Leave mobile CRB powered off.
- 2. Connect Flash Programmer (such as DediProg SF100) header to connector **J8E1** which is labelled **"SPI PROG"**. Make sure to line up pin 1 on the header.
- Change the jumpers to the "Programming SPI-O" mode as shown in Table 4-1 below.

Table 3-1. Jumper Settings for Mobile CRB SPI Flash Programming

| Mode              | J8C4 | J8C5 | J8D1 |
|-------------------|------|------|------|
| Programming SPI-0 | 1-2  | 1-2  | 1-2  |
| Programming SPI-1 | 1-2  | 1-2  | 2-3  |
| Normal Operation  | 1-X  | 1-X  | 1-X  |

- 4. Program the first image [outimage(1).bin] to the CRB.
- 5. Following Table 4-1, change the jumpers to the "Programming SPI-1" mode.
- 6. Program the second image [outimage(2).bin] to the CRB.
- 7. Once programming is complete, disconnect the Flash Programmer header. The CRB is now ready for power on.



## 3.2 Flash Programming Tool (FPT)

FPT can be used to substitute for a Flash burner/programmer, provided the system is capable of booting to a DOS or Windows OS.

**Note:** FPT will automatically disable the Intel<sup>®</sup> ME prior to flashing the image to the platform.

FPT DOS Version

The DOS versions supported by FPT are: DOS, Free DOS, and DRMK DOS. Use the following steps to program the SPI Flash devices,

- 1. Copy all the files in the "(root)\Tools\System Tools\Flash Programming Tool\DOS" directory to the root directory of a bootable USB key.
- Navigate to your Output Directory (as specified in Section 3.2 or Section 2.6.2)
  where your generated SPI Flash image(s) are saved. It is assumed that this image
  file is named outimage.bin. Copy this image file to the root directory of the USB
  key.
- 3. Boot the target system to DOS and change to the root directory of the bootable USB key. At the DOS prompt type:

#### fpt.exe /i

The system should respond with the number of SPI Flash devices available. For example:

```
--- Flash Devices Found ---
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)
```

**Note:** If the SPI Flash device does not currently contain a descriptor it may report only a single device.

4. Program the SPI Flash image to the Flash device(s) by issuing the following command at the prompt:

```
fpt.exe /f outimage.bin
```

If the programming was successful, then the following message will be shown.

```
FPT Operation Passed
```

If the programming was **NOT** successful, then repeat this step to try again. If programming problems persist, then check the SPI Flash devices and platform hardware.

5. Execute a platform global reset using FPT -greset. Next go to Section 3.3 to check the Intel® ME Firmware status.



#### 3.2.1 FPT Windows\* Version

The Windows\* OS versions supported by FPT are: Windows\* PE, Windows\* XP SP2, Windows\* Vista and Windows\* 7. There are two versions of FPT for Windows\*: a 32-bit version and a 64-bit version. Most Windows\* OS, Windows\* XP, Vista, Windows\* 7 (32-bit or 64-bit) and Windows\* 8 (32-bit or 64-bit) can use Windows\* version of FPT. However, Windows\* OS which do not support 32 bit compatible mode (Win PE 64-bit) **must use** FPT Windows\* 64-bit version due to compatibility issues.

Use the following steps to program the SPI Flash devices,

- 1. Navigate to your **Output Directory** (as specified in Section 3.2 or Section 2.6.2) where your generated SPI Flash image(s) are saved. It is assumed that this image file is named **outimage.bin**. Copy this image file to FPT directory located at "(root) \Tools\System Tools\Flash Programming Tool\Windows".
- 2. Boot the target system to Windows\* and open a Command Prompt window. In this window, change to the FPT directory and at the prompt type:

```
fptw.exe /i
```

The system should respond with the number of SPI Flash devices available. For example:

```
--- Flash Devices Found ---
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)
W25Q64BV ID:0xEF4017 Size: 8192KB (65536Kb)
```

**Note:** If the SPI Flash device does not currently contain a descriptor it may report only a single device.

3. Program the SPI Flash image to the Flash device(s) by issuing the following command at the prompt:

```
fptw.exe /f outimage.bin
```

If the programming was successful, then the following message will be shown.

```
FPT Operation Passed
```

If the programming was **NOT** successful, then repeat this step to try again. If programming problems persist, then check the SPI Flash devices and platform hardware.

4. Power down the platform with a G3 power cycle (ensure all power is disconnected from the system). Next go to Section 3.3 to check the Intel<sup>®</sup> ME Firmware status.

# 3.3 Checking Intel® ME Firmware Status

Use the following steps to check the platform health and Intel® ME FW status,

1. Copy the file **MEInfo.exe** in the "(root)\Tools\System Tools\MEInfo\DOS" directory to the root directory of a bootable USB key.



- Boot the target system and stop at the BIOS setup menu. Load default values for BIOS (on Intel<sup>®</sup> CRBs press F3 to load default values). Save and reboot (on Intel<sup>®</sup> CRBs press F4 and select Yes).
- 3. Boot the target system to DOS and change to the root directory of the bootable USB key. At the DOS prompt type:

```
MEInfo.exe
```

The system should respond with a message similar to below.

```
Intel(R) MEInfo Version: 8.1.0.xxxx
Copyright(C) 2005 - 2011, Intel Corporation. All rights reserved.
Intel(R) Manageability and Security Application code versions:
                                        ACRVMBY1.86C.0035.B00.1103131018
BIOS Version:
MEBx Version:
                                        8.1.0.xx
Gbe Version:
                                         1.3
VendorID:
                                        8086
PCH Version:
                                        600000
FW Version:
                                         8.1.0.xxxx
FW Capabilities:
                                         0x0DFE5C67
    Intel(R) Active Management Technology - PRESENT/ENABLED
    Intel(R) Anti-Theft Technology - PRESENT/ENABLED
    Intel(R) Capability Licensing Service - PRESENT/ENABLED
    Protect Audio Video Path - PRESENT/ENABLED
    Intel(R) ME Dynamic Application Loader - PRESENT/ENABLED
Intel(R) AMT State:
                                        Enabled
                                        Upgrade Capable
CPU Upgrade State:
Cryptography Support:
Last ME reset reason:
                                      Enabled
                                       Power up
Enabled
Local FWUpdate:
BIOS and GbE Config Lock:
Host Read Access to ME:
Host Write Access to ME:
                                      Enabled
                                      Enabled
                                        Enabled
                                       EF4017
SPT Flash TD #1:
SPI Flash ID VSCC #1:
                                        20052005
BIOS boot State:
                                         Post Boot
                                         OEM Id:
```

As in the above example if there are NO errors shown, then

- · your platform's health is good
- Intel<sup>®</sup> ME FW has successfully initialized
- Intel<sup>®</sup> ME FW is operating normally

**Note:** This section is only intended to show how to use the MEInfo.exe tool for checking firmware status. For full usage and capabilities of the MEInfo.exe tool, please see the System Tools User Guide.



# 3.4 Common Bring Up Issues and Troubleshooting Table

Table 3-2. Common Bring Up Issues and Troubleshooting Table

| Problem / Issue                          | Solution / Workaround   |
|--|---|
| System does not boot to DOS              | By default, the system will boot to EFI Shell. To boot to DOS,  1. Enter BIOS menu, then go to the 'Boot' screen  2. Change 'Boot Option #1' to be your USB key (ensure USB key is formatted to be DOS bootable)  3. Press 'F4' to save settings and reboot         |
| Hear 3 beeps when platform powers on     | Possible device is disconnected or device not found, check  • platform power and CPU fan power connectors  • DIMM memory modules  • USB devices (keyboard, mouse, USB key) may be plugged into inactive USB port  • missing/incorrect jumpers  • missing CPU or PCH |
| No display on monitor                    | Ensure 1.5MB FW SKU supports integrated graphics. Try external graphics card.   |
| USB device not detected or does not work | USB device may be plugged into inactive USB port  |
| System does not boot<br>(Post Code 00)   | Incorrect Flash image – possible reasons:  • wrong FW selected during Flash image build process  • wrong Flash size selected  Re-build image with correct settings and re-flash using Flash burner.   |



# 4 Intel<sup>®</sup> ME Firmware Features - Details and Settings

All parameters in this section are color-coded as per the key below.

The parameter can be changed

The parameter is read only and cannot be changed

Table 4-1. Feature Default Settings by 7 Series SKU (Desktop) (Sheet 1 of 2)

| 7 Series                         | Feature  | Default Value |
|----------------------------------|--|---------------|
| Intel <sup>®</sup> H77 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
|                                  |  |               |
| Intel <sup>®</sup> Z77 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Disabled      |
|                                  |  |               |
| Intel <sup>®</sup> Z75 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Disabled      |



## Table 4-1. Feature Default Settings by 7 Series SKU (Desktop) (Sheet 2 of 2)

| 7 Series                         | Feature  | Default Value |
|----------------------------------|--|---------------|
| Intel <sup>®</sup> H71 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Disabled      |



All parameters in this section are color-coded as per the key below.

The parameter can be changed

The parameter is read only and cannot be changed

Table 4-2. Feature Default Settings by 6 Series SKU (Desktop)

| 6 Series                         | Feature  | Default Value |
|----------------------------------|--|---------------|
| Intel <sup>®</sup> H67 - Desktop | Enable Intel® Standard Manageability; Disable Intel® AMT                         | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | Yes           |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
|                                  |  |               |
| Intel <sup>®</sup> Z68 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | Yes           |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Disabled      |
| Intel <sup>®</sup> P67 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled?   | Yes           |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | Yes           |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Disabled      |
|                                  |  |               |
| Intel <sup>®</sup> H61 - Desktop | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | Yes           |
|                                  | PAVP Permanently Disabled  | No            |
|                                  | TLS Permanently Disabled?  | Yes           |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | Yes           |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Disabled      |



All parameters in this section are color-coded as per the key below.

The parameter can be changed

The parameter is read only and cannot be changed

Table 4-3. Feature Default Settings by 7 Series SKU (Mobile) (Sheet 1 of 2)

| 7 Series  | Feature  | Default Value |
|---|--|---------------|
| Intel <sup>®</sup> UM77 - Mobile                  | Enable Intel® Standard Manageability; Disable Intel® AMT       | Yes           |
|   | Managability Application Permanently Disabled?                 | Yes           |
|   | PAVP Permanently Disabled?                                     | No            |
|   | TLS Permanently Disabled?                                      | Yes           |
|   | Intel® Anti-Theft Technology Permanently Disabled?             | No            |
|   | Intel® ME Network Services Permanently Disabled?               | No            |
|   | mDNS Proxy Permanently Disabled?                               | Yes           |
|   | Intel <sup>®</sup> Manageability Application Enable / Disable  | Disabled      |
|   |  |               |
| Intel <sup>®</sup> HM77 - Mobile                  | Enable Intel® Standard Manageability; Disable Intel® AMT       | Yes           |
|   | Managability Application Permanently Disabled?                 | No            |
|   | PAVP Permanently Disabled?                                     | No            |
|   | TLS Permanently Disabled?                                      | No            |
|   | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled? | No            |
|   | Intel® ME Network Services Permanently Disabled?               | No            |
|   | mDNS Proxy Permanently Disabled?                               | Yes           |
|   | Intel <sup>®</sup> Manageability Application Enable / Disable  | Enabled       |
|   |  |               |
| Mobile Intel <sup>®</sup> UM77<br>Express Chipset | Enable Intel® Standard Manageability; Disable Intel® AMT       | Yes           |
| Express Chipset                                   | Manageability Application Permanently Disabled?                | No            |
|   | PAVP Permanently Disabled?                                     | No            |
|   | KVM Permanently Disabled?                                      | No            |
|   | TLS Permanently Disabled?                                      | No            |
|   | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled? | No            |
|   | Intel® ME Network Services Permanently Disabled?               | No            |
|   | mDNS Proxy Permanently Disabled?                               | Yes           |
|   | Intel <sup>®</sup> Manageability Application Enable / Disable  | Enabled       |
| Intel <sup>®</sup> HM77 - Mobile                  | Enable Intel® Standard Manageability; Disable Intel® AMT       | Yes           |
|   | Managability Application Permanently Disabled?                 | No            |
|   | PAVP Permanently Disabled?                                     | No            |
|   | KVM Permanently Disabled?                                      | No            |
|   | TLS Permanently Disabled?                                      | No            |
|   | Intel® Anti-Theft Technology Permanently Disabled?             | No            |
|   | Intel® ME Network Services Permanently Disabled?               | No            |
|   | mDNS Proxy Permanently Disabled?                               | Yes           |
|   | Intel® Manageability Application Enable / Disable              | Enabled       |



Table 4-3. Feature Default Settings by 7 Series SKU (Mobile) (Sheet 2 of 2)

| 7 Series                         | Feature  | Default Value |
|----------------------------------|--|---------------|
| Intel <sup>®</sup> HM76 - Mobile | Enable Intel® Standard Manageability; Disable Intel® AMT                         | Yes           |
| THE THINTS MODILE                | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Enabled       |
| Intel <sup>®</sup> HM75 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Enabled       |
| Intel® QS77 - Mobile             | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | No            |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | KVM Permanently Disabled?  | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
| Intel <sup>®</sup> HM70 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel® Manageability Application Enable / Disable                                | Enabled       |



All parameters in this section are color-coded as per the key below.

The parameter can be changed

The parameter is read only and cannot be changed

#### Table 4-4. Feature Default Settings by 6 Series SKU (Mobile)

| 6 Series                         | Feature  | Default Value |
|----------------------------------|--|---------------|
| Intel <sup>®</sup> HM67 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
| Intel <sup>®</sup> HM65 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | Yes           |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel® Anti-Theft Technology Permanently Disabled?                               | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
| Intel <sup>®</sup> QS67 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | No            |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |
| Intel <sup>®</sup> UM67 - Mobile | Enable Intel <sup>®</sup> Standard Manageability; Disable Intel <sup>®</sup> AMT | No            |
|                                  | Managability Application Permanently Disabled?                                   | No            |
|                                  | PAVP Permanently Disabled?   | No            |
|                                  | TLS Permanently Disabled?  | No            |
|                                  | Intel <sup>®</sup> Anti-Theft Technology Permanently Disabled?                   | No            |
|                                  | Intel® ME Network Services Permanently Disabled?                                 | No            |
|                                  | mDNS Proxy Permanently Disabled?   | Yes           |
|                                  | Intel <sup>®</sup> Manageability Application Enable / Disable                    | Enabled       |



# 4.1 Deep Sx Settings

This chapter covers configuration settings for the Intel<sup>®</sup> 7 Series/C216 Chipset Family based Desktop and Mobile CRB platforms Deep Sx operation.

#### Table 4-5. Deep Sx Settings for Desktop CRB

| Desktop boards without F18 rework | Option  | Settings                                |  |  |
|-----------------------------------|---|---|--|--|
|                                   | DeepSx Disabled   |   |  |  |
| FITC Strap 10                     | DeepSx  | False                                   |  |  |
| BIOS                              | Advanced -> PCH-IO Configuration-><br>DeepSx Power Policies | Disabled                                |  |  |
| Desktop boards with F18 rework    | Option  | Settings                                |  |  |
|                                   | DeepSx Enabled  |   |  |  |
| FITC Strap 10                     | DeepSx  | True                                    |  |  |
| BIOS                              | Advanced -> PCH-IO Configuration-><br>DeepSx Power Policies | Enabled in S5<br>or<br>Enabled in S4-S5 |  |  |
|                                   | DeepSx Disabled   |   |  |  |
| FITC Strap 10                     | DeepSx  | True                                    |  |  |
| BIOS                              | Advanced -> PCH-IO Configuration-><br>DeepSx Power Policies | Disabled                                |  |  |

#### Table 4-6. Deep Sx Settings for Mobile CRB

| Mobile boards without DSW rework              | Option   | Settings  |
|---|--|---|
|   | DeepSx Disabled  |   |
| FITC Strap 10                                 | DeepSx   | False   |
| BIOS  | Advanced -> PCH-IO<br>Configuration-> DeepSx Power<br>Policies | Disabled  |
| Mobile boards with DSW rework and KSC >= 1.02 | Option   | Settings  |
|   | DeepSx Enabled   |   |
| FITC Strap 10                                 | DeepSx   | True  |
| BIOS  | Advanced -> PCH-IO<br>Configuration-> DeepSx Power<br>Policies | Enabled in S5/Battery<br>or<br>Enabled in S4-S5/Battery |
|   | DeepSx Disabled  |   |
| FITC Strap 10                                 | DeepSx   | True  |
| BIOS  | Advanced -> PCH-IO<br>Configuration-> DeepSx Power<br>Policies | Disabled  |

#### **Mobile Notes:**

- 1. The EC will default to legacy SUS\_PWR\_DN\_ACK mode when you disable DeepSx in BIOS
- 2. DeepSx will not work with ATX power supply so you must disable DeepSx in both the strap and BIOS if you want to use ATX.



#### **Behavior on Mobile CRB Boards**

- 1. DSW LED will turn on when SLP\_SUS# is asserted
  - a. When entering DeepSx
  - b. When EC powers down SUS due to SUS\_PWR\_DN\_ACK
    - c. SLP\_SUS# goes low due to RSMRST# assertion, even if SLP\_SUS# is not connected
- 2. The LED is labeled as "DSW", located next to the ATX power socket.

#### **Behavior on Desktop CRB Boards**

- 1. If DeepSx is enabled, SLP\_SUS\_N LED will turn off.
- 2. The LED is located right next to the PostCode Display, with Orange light, labeled as "SLP\_SUS\_N" CR47EV.



# 4.2 Wireless LAN Configuration

The following table outlines the correct  $Intel^{\circledR}$  Mobile CRB - Emerald Lake 2 jumper settings for Wireless LAN functionality.

**Note:** To ensure proper Intel<sup>®</sup>ME functionality with the Wireless LAN adapter make sure that the correct Wireless LAN micro code for that adapter is selected in the Intel<sup>®</sup>ME Region options.

Table 4-7. WLAN Jumper settings

| CRB Jumpers |       |           |       |
|-------------|-------|-----------|-------|
|             | J7B2  | J7D1      |       |
| Correct     | 3 2 1 | Correct   | 3 2 1 |
| Incorrect   | 3 2 1 | Incorrect | 3 2 1 |



# A Appendix — Flash Configurations

This chapter covers only the basic information needed for clock control parameter programming. For a more detailed treatment of Panther Point clocks, see *Intel® 7 Series/C216 Chipset Family Platform Clocks* and *Intel® Management Engine — Platform Compliancy Guide for ME Hardware*.

Figure A-1. Configuration "A" — Desktop/Server/Workstation or Mobile




Figure A-2. Configuration "B" — Mobile Only






Figure A-3. Configuration "C" — Desktop/Server/Workstation Only





Figure A-4. Configuration "D" — Mobile Only



§ §



# B Appendix — Intel<sup>®</sup> 7 Series/ C216 Chipset Family Clock Configuration

This chapter covers only the basic information needed for clock control parameter programming. For more information on validating and checking compliancy for PCH clocks, see Intel® 7 Series/C216 Chipset Family Intel® Management Engine — Compliancy Guide.

CLKOUT\_DMI CLKOUT\_PEG[B:A] CLKOUT\_ITPXDP CLKOUT\_DP DIV3 CLKOUT\_SRC[7:0] DIV2-NS CLKOUT\_PCIO DIV2-S CLKOUT\_PCI1 100 SSC/<del>SS</del> CLKOUT\_PCI2 DIV4 DIVPCI **USBDIV2B** CLKOUT\_PCI3 CLKIN\_PCILOOPBACK PCI CLKOUT\_DP\_BCLK1 DIV1-S DIV5B 24/48 <del>880</del> CLKOUTFLEXO DIV24576 USBDIV2A 24.576 <del>880</del> CLKOUTFLEX 1 CLKOUTFLEX2 Audio **CLKOUTFLEX3** DIV14-REF 25 M OSC

Figure B-1. Intel® 7 Series/C216 Chipset Family Full Clock Integration Mode Architecture

Note:

14.31818, 24, 25, 27 with SSC, 27 without SSC, and 48 MHz outputs are guaranteed from CLKOUTFLEX[3:0]. 25-MHz output cannot be used to supply Intel® LAN. 27 with SSC, 27 without SSC clocks are available in PCH hardware, but are not extensively tested or recommended for use.



# **B.1** Functional Blocks

There are 4 spread modulator in PCH, labeled as follows:

#### Table B-1. SSC Blocks

| Modulator | Description  |
|-----------|--|
| SSC1      | Generates single phase 2.4-GHz output with spread for 120-MHz clock with spread generation by DIV1-S. Uses 2.4-GHz output of XCK PLL. Supplies CLKOUT_DP.  |
| SSC2      | Generates single phase 2.4-GHz output with spread for 100-MHz clock with spread and overclocking option generation by DIV2-S. Uses 2.4-GHz output of XCK PLL.  **Non-Overclocking:** Supplies CLKOUT_DMI, CLKOUT_PEG[B:A], CLKOUT_ITPXDP, CLKOUT_SRC[7:0], and SATA. Indirectly supplies CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0].  Overclocking: Supplies CLKOUT_DMI, CLKOUT_PEG[B:A], and CLKOUT_ITPXDP only. |
| SSC3      | Generates single phase 2.4-GHz output with spread for 100-MHz clock with spread and overclocking option generation by DIV3. Uses 2.4-GHz output of XCK PLL.  **Non-Overclocking:** Disabled Overclocking:** Supplies CLKOUT_SRC[7:0] and SATA. Indirectly supplies CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0].  |
| SSC4      | Generates single phase 2.4-GHz output with spread for 120-MHz clock with spread and no overclocking option generation by DIV4. Uses 2.4-GHz output of XCK PLL. <b>Non-Overclocking:</b> Supplies SSSC clock for LVDS. <b>Overclocking (some configurations):</b> Supplies SATA.  |

Note:

By default, all the SSC blocks are configured to generate a spread spectrum of 0.5% down spread mode.

There are various clock dividers in PCH, labeled as follows:

#### Table B-2. Clock Dividers (Sheet 1 of 2)

| Modulator | Description   |
|-----------|---|
| DIV1-NS   | Generates 120-MHz clock with no spread. Uses direct 2.4-GHz output of XCK PLL (not passed through SSC1). Supplies CLKOUT_DP.  |
| DIV1-S    | Generates 120-MHz clock with spread. Uses output of SSC1. Can be no spread if SSC1 is disabled. Supplies CLKOUT_DP.   |
| DIV2-NS   | Generates 100-MHz with no spread and overclocking option. Uses direct 2.4-GHz output of XCK PLL (not passed through SSC2).  Disabled in all ME FW configurations.   |
| DIV2-S    | Generates 100-MHz with spread and overclocking option. Uses output of SSC2. Can be no spread if SSC2 is disabled.  *Non-Overclocking:* Supplies CLKOUT_DMI, CLKOUT_PEG[B:A], CLKOUT_ITPXDP, CLKOUT_SRC[7:0]. Indirectly supplies CLKOUT_PCI[4:0], SATA, and CLKOUTFLEX[3:0].  *Overclocking:* Supplies CLKOUT_DMI, CLKOUT_PEG[B:A], CLKOUT_ITPXDP only. |
| DIV3      | Generates 100-MHz with spread. Generally not expected to be overclocked. Uses output of SSC3. Can be no spread if SSC3 is disabled.  *Non-Overclocking:* Disabled  *Overclocking:* Supplies CLKOUT_SRC[7:0] only. Indirectly supplies CLKOUT_PCI[4:0], SATA, and CLKOUTFLEX[3:0].   |
| DIV4      | Generates 120-MHz clock with spread. Uses output of SSC4. Can be no spread if SSC4 is disabled. Supplies SATA. May also supply SSSC option for LVDS and utilized for Display Clock Bending.   |
| DIV5A     | Generates 480-MHz clock which is then converted to 96-MHz clock by USBDIV1 (not shown). Uses 2.4-GHz output of XCK PLL. Supplies USBDIV1.   |
| DIV5B     | Generates 96-MHz clock. Uses output of DIV5A. Supplies USB PLL.   |



#### Table B-2. Clock Dividers (Sheet 2 of 2)

| Modulator | Description  |
|-----------|--|
| DIV6      | Generates 48-Mhz or 24-MHz clock with no spread. Uses output of DIV5B. Supplies CLKOUTFLEX3.   |
| DIV7      | Generates 120-MHz clock with no spread. Uses output of USBDIV2B. Supplies CLKOUT_DP.   |
| USBDIV1   | Generates 96-MHz clock with no spread. Uses output of DIV5A. Supplies USB PLL.   |
| USBDIV2A  | Generates 24- or 48-MHz clock with no spread. Uses 96-MHz output of DIV5B or USBDIV1 (not shown). Supplies CLKOUTFLEX3.  |
| USBDIV2B  | Generates 240-MHz clock with no spread. Uses USB PLL's 1.92 GHz clock output. Supplies DIV7.   |
| DIVPCI    | Generates 33-MHz clock with spread. Uses output of either DIV2-S, DIV2-NS, or DIV4. Can be no spread if DIV2-NS is used or SSC4 is disabled. Supplies CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0]. |
| DIV14-REF | Generates 14.318 MHz clock with no spread. Uses 2.4-GHz output of XCK PLL. Supplies CLKOUTFLEX[3:0].   |

# **B.2** Clock Configuration XML

Note:

The use of ICC Configuration XML has been deprecated. Configuration of ICC parameters are no longer available via separate XML file. The Flash Image Tool GUI can be used to edit ICC parameters.

# B.3 Intel®ME FW Clock Control Parameters

The following parameters can be specified for  $Intel^{\$}ME$  FW programming. For more details on how to configure an SPI Flash image with these clock control parameters see the Bring Up Process chapter in the *Firmware Bring Up Guide* included in the  $Intel^{\$}ME$  FW kit.

#### B.3.1 CSS – Clock Source Select

Address Offset: 0x00h

Flash Image Tool/ME FW Default for FCIM: 0001\_1A33h Recommended Overclocking Default for FCIM: 0001\_1A34h

FCIM HW Default: 0001\_1A12h

**Description:** This parameter controls clock source selection for non-PCI Express\* clocks.

Flash I mage Tool Configuration: Available in ME Region | Configuration | ICC Data | ICC Profile 0 | FCIM/BTM Specific Registers



Table B-3. Clock Source Select Parameters

| Bits  | Default  | Description   |
|-------|--|---|
| 31:17 | 0h   | Reserved (RSVD)   |
| 16:12 | 10001b   | Chipset Configuration (PCHCFG): As specified by clock mode.   |
| 11:10 | 10b  | 24MHz/48MHz clock source select (24x48CSS): This field selects the source of 24/48 MHz clock used as a possible source for CLKOUTFLEX outputs. See "FLEXCLK[3:0] Source Select" parameters at FCSS (see Section B.3.3).  Oxb = Reserved 10b = 48 MHz generated from XCK_PLL output divide 11b = 24 MHz generated from XCK_PLL output divide |
| 9:3   | HW: 42h<br>ME FW: 46h<br>FITC: 46h                                 | Chipset Configuration (PCHCFG): As specified by clock mode.   |
| 2:0   | FCIM HW: 010b ME FW: 011b FITC: 011b  FCIM Overclocking FITC: 100b | PCI Clock Source Select (PCSS): This field selects the source of 33-MHz clock used as a source for CLKOUT_PCI and CLKOUTFLEX outputs.  FCIM O11b = SSC2 spread (non-overclocking option)  FCIM Overclocking 100b = SSC3 (overclocking option) all other values = Reserved   |
|       |  | Note: FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  Note: Spread spectrum can be turned on and off for SSC[3:2] using "SSC[3:2] Enable, Active Low" parameters at SSCCTL[16,8] (see Section B.3.15).  |

#### B.3.2 SSS – SRC Source Select

Address Offset: 0x01h

Flash Image Tool/ME FW Default for FCIM: No changes from HW defaults

Recommended Overclocking Default for FCIM: 0013\_3744h

FCIM HW Default: 0003\_3733h

**Description:** This parameter controls clock source selection for PCI Express\* clocks. **Flash Image Tool Configuration:** Available in **ME Region | Configuration | ICC** 

Data | ICC Profile 0 | FCIM/BTM Specific Registers



Table B-4. SRC Source Select Parameters

| Bits  | Default                   | Description  |
|-------|---------------------------|--|
| 31:21 | 0h                        | Reserved (RSVD)  |
| 20    | FCIM<br>Ob                | <b>DMI Port Clock Select (DMIPORTCS):</b> Selects PLL source for of 100-MHz clock used as a source for CLKOUT_DMI, CLKOUT_PEG_[B:A], and CLKOUT_ITPXDP outputs.                        |
|       | FCIM Overclocking         | FCIM   |
|       | 1b                        | Ob = Non-overclockable PXP PLL<br>all other values = Reserved  |
|       |                           | all other values = Reserved  |
|       |                           | FCIM Overclocking  |
|       |                           | 1b = Overclockable DMI PLL all other values = Reserved   |
|       |                           | an other values - reserved   |
|       |                           | <b>Note:</b> FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  |
|       |                           | Note: 100-MHz clock used as a source for CLKOUT_SRC[7:0], and 33-MHz clock used as a source for CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0] are always sourced from non-overclockable PXP PLL. |
| 19    | 0b                        | Reserved (RSVD)  |
| 18:7  | 66Eh                      | Chipset Configuration (PCHCFG): As specified by clock mode.  |
| 6:4   | FCIM<br>011b              | SRC[7:4] Clock Source Select (SRC74CSS): This field selects the source of 100-MHz clock used as a source for CLKOUT_SRC[7:4] outputs.  |
|       | FCIM Overclocking<br>100b | FCIM  011b = SSC2 spread (non-overclocking option)   |
|       |                           | FCIM Overclocking  |
|       |                           | 100b = SSC3 (overclocking option)  |
|       |                           | all other values = Reserved  |
|       |                           | <b>Note:</b> FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  |
|       |                           | <b>Note:</b> Spread spectrum can be turned on and off for SSC[3:2] using "SSC[3:2] Enable, Active Low" parameters at SSCCTL[16,8] (see Section B.3.15).                                |
| 3     | 0b                        | Reserved (RSVD)  |
| 2:0   | FCIM<br>011b              | SRC[3:0] Clock Source Select (SRC30CSS): This field selects the source of 100-MHz clock used as a source for CLKOUT_SRC[3:0] outputs.  |
|       | FCIM Overclocking         | FCIM   |
|       | FITC: 100b                | 011b = SSC2 spread (non-overclocking option)   |
|       |                           | FCIM Overclocking  |
|       |                           | 100b = SSC3 (overclocking option)  |
|       |                           | all other values = Reserved  |
|       |                           | <b>Note:</b> FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  |
|       |                           | <b>Note:</b> Spread spectrum can be turned on and off for SSC[3:2] using "SSC[3:2] Enable, Active Low" parameters at SSCCTL[16,8] (see Section B.3.15).                                |

## **B.3.3** FCSS – Flex Clock Source Select

Address Offset: 0x02h

Flash I mage Tool/ME FW Default: 0000\_0232h

HW Default: 0000\_0304h



**Description:** This parameter controls muxing to select sources for Flex Clock outputs. **Flash Image Tool Configuration:** Available in **ME Region | Configuration | ICC Data | ICC Profile 0 | ICC Registers** 

Note:

For clock signal integrity reasons related to PCH power-related jitter, it is extremely important to follow the Flex Clock configuration guidelines:

- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.
- With 2 PCI clocks routed (or less), prioritize the FLEX clocks to FLEX1 and FLEX3 in this order (ie: first in the list = first to go to FLEX1 or FLEX3):
  - 27 MHz Non-SSC and 27 MHz SSC
  - 14.31818 MHz
  - 48 MHz or 24 MHz or 25 MHz

Note:

27 with SSC, and 27 without SSC clocks are available in PCH hardware, but are not extensively tested by  ${\rm Intel}^{\circledR}$  and are not recommended for use.

Table B-5. Flex Clock Source Select Parameters (Sheet 1 of 3)

| Bits  | Default | Description   |
|-------|---------|---|
| 31:15 | 0h      | Reserved (RSVD)   |
| 14:12 | 000b    | FLEXCLK3 Source Select (F3SS): Selects the source of clock to be driven out on CLKOUTFLEX3.  O00b = 24/48 MHz (24 or 48 determined by "24-MHz/48-MHz clock source" parameter at CSS[11:10], see Section B.3.1)  O01b = 27 MHz Non-SSC, from DPLLB  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLB VCO Enable" parameter at DPLLBC[30] = 1b  O10b = Reserved  O11b = 14.31818 MHz  100b = Disabled (DC logic '0')  101b = 27 MHz SSC, from DPLLA  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLA VCO Enable" parameter at DPLLAC[30] = 1b  Requires "DPLLA Reference Select" parameter at DPLLAC[26:24] = 011b  110b = Disabled (DC logic '0')  111b = Reserved  Note: 27 with SSC, and 27 without SSC clocks are available in PCH hardware, but are not extensively tested Intel® and are not recommended for use.  Note: This parameter field also controls the gating of 27-MHz clock source from DPLLB. When this clock is not being used, it is automatically gated off for power savings. When either "FLEXCLK3 or 2 Source Select" parameter field is set to 001b, 27-MHz |
|       |         | <ul> <li>clock from DPLLB is enabled and not gated.</li> <li>Note: These clock select settings only take effect when this muxed FLEXCLK/GPIO pin is configured for FLEXCLK native usage. Refer to the Intel<sup>®</sup> 7 Series / 216 Chipset Family EDS for configuration of GPIO vs. native usage.</li> </ul>  |
| 11    | Ob      | Reserved (RSVD)   |



Table B-5. Flex Clock Source Select Parameters (Sheet 2 of 3)

| Bits | Default | Description   |
|------|---------|---|
| 10:8 | O11b    | FLEXCLK2 Source Select (F2SS): Selects the source of clock to be driven out on CLKOUTFLEX2.  000b = 25 MHz from XCK PLL feedback path 001b = 27 MHz Non-SSC, from DPLLB  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLB VCO Enable" parameter at DPLLBC[30] = 1b  010b = 33.3 MHz  011b = 14.31818 MHz 100b = 24/48 MHz (24 or 48 determined by "24-MHz/48-MHz clock source" parameter at CSS[11:10], see Section B.3.1)  101b = 27 MHz SSC, from DPLLA  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  |
|      |         | <ul> <li>Requires "DPLLA VCO Enable" parameter at DPLLAC[30] = 1b         <ul> <li>Requires "DPLLA Reference Select" parameter at DPLLAC[26:24] = 011b</li> </ul> </li> <li>110b = Disabled (DC logic '0')</li> <li>111b = Reserved</li> <li>Note: 27 with SSC, and 27 without SSC clocks are available in PCH hardware, but are not extensively tested Intel® and are not recommended for use.</li> <li>Note: These clock select settings only take effect when this muxed FLEXCLK/GPIO pin is configured for FLEXCLK native usage. Refer to the Intel® 7 Series / 216 Chipset Family EDS for configuration of GPIO vs. native usage.</li> </ul> |
| 7    | 0b      | Reserved (RSVD)   |



Table B-5. Flex Clock Source Select Parameters (Sheet 3 of 3)

| Bits | Default | Description   |
|------|---------|---|
| 6:4  | 000b    | FLEXCLK1 Source Select (F1SS): Selects the source of clock to be driven out on CLKOUTFLEX1.  000b = 001b = Reserved 010b = 011b = 14.31818 MHz 100b = 24/48 MHz (24 or 48 determined by "24-MHz/48-MHz clock source" parameter at CSS[11:10], see Section B.3.1) 101b = 27 MHz SSC, from DPLLA  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLA VCO Enable" parameter at DPLLAC[30] = 1b  Requires "DPLA Reference Select" parameter at DPLLAC[26:24] = 011b  110b = 27 MHz Non-SSC, from DPLLB  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLB VCO Enable" parameter at DPLLBC[30] = 1b |
|      |         | <ul> <li>Note: 27 with SSC, and 27 without SSC clocks are available in PCH hardware, but are not extensively tested Intel<sup>®</sup> and are not recommended for use.</li> <li>Note: These clock select settings only take effect when this muxed FLEXCLK/GPIO pin is configured for FLEXCLK native usage. Refer to the Intel<sup>®</sup> 7 Series / 216 Chipset FamilyEDS for configuration of GPIO vs. native usage.</li> </ul>  |
| 3    | Ob      | Reserved (RSVD)   |
| 2:0  | 100b    | FLEXCLKO Source Select (FOSS): Selects the source of clock to be driven out on CLKOUTFLEXO.  000b = 27 MHz SSC, from DPLLA  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLA VCO Enable" parameter at DPLLAC[30] = 1b  Requires "DPLLA Reference Select" parameter at DPLLAC[26:24] = 011b  001b = Reserved 010b = 33.3 MHz 011b = 14.31818 MHz 100b = 24/48 MHz (24 or 48 determined by "24-MHz/48-MHz clock source" parameter at CSS[11:10], see Section B.3.1) 101b = Disabled (DC logic '0') 110b = 27 MHz Non-SSC, from DPLLB  Requires "DPLLA/DPLLB/SSC1 Ownership" parameter at PLLEN[9] = 1b (see Section B.3.5)  Requires "DPLLB VCO Enable" parameter at DPLLBC[30] = 1b  111b = Reserved                                    |
|      |         | <ul> <li>Note: 27 with SSC, and 27 without SSC clocks are available in PCH hardware, but are not extensively tested Intel<sup>®</sup> and are not recommended for use.</li> <li>Note: This parameter field also controls the gating of 27-MHz clock source from DPLLA. When this clock is not being used, it is automatically gated off for power savings. When this parameter field is set to 000b, 27-MHz clock from DPLLA is enabled and</li> </ul>  |
|      |         | <ul> <li>Note: These clock select settings only take effect when this muxed FLEXCLK/GPIO pin is configured for FLEXCLK native usage. Refer to the Intel® 7 Series / 216 Chipset Family EDS for configuration of GPIO vs. native usage.</li> </ul>   |



#### B.3.4 PLLRCS – PLL Reference Clock Select

Address Offset: 0x03h

Flash Image Tool/ME FW Default for FCIM: 0008\_8CBFh Recommended Overclocking Default for FCIM: 000A\_8CBEh

FCIM HW Default: 0008\_8CBDh

**Description:** This parameter controls clock source selection for PCI Express\* clocks. **Flash Image Tool Configuration:** Available in **ME Region | Configuration | ICC** 

Data | ICC Profile 0 | FCIM/BTM Specific Registers

Table B-6. PLL Reference Clock Select Parameters

| Bits  | Default                         | Description   |
|-------|---------------------------------|---|
| 31:20 | 0h                              | Reserved (RSVD)   |
| 19    | 1b                              | Chipset Configuration (PCHCFG): As specified by clock mode.   |
| 18:17 | FCIM OOb  FCIM Overclocking O1b | SSCn Source Select for PXP PLL (SSCnSSPXPPLL): Selects the SSC source for use by PXP PLL.  In non-overclocking configurations, PXP PLL is expected to directly supply CLKOUT_DMI, CLKOUT_PEG[B:A], CLKOUT_ITPXDP, CLKOUT_SRC[7:0], and SATA, and indirectly supply CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0]  In overclocking configurations, PXP PLL is expected to directly supply CLKOUT_SRC[7:0], and SATA, and indirectly supply CLKOUT_PCI[4:0] and CLKOUTFLEX[3:0]. DMI PLL is expected to supply CLKOUT_DMI, CLKOUT_PEG[B:A], CLKOUT_ITPXDP.  FCIM  Obe SSC2  all other values = Reserved  FCIM Overclocking  O1b = SSC3  all other values = Reserved |
|       |                                 | Note: FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  Note: Spread spectrum can be turned on and off for SSC[3:2] using "SSC[3:2] Enable, Active Low" parameters at SSCCTL[16,8] (see Section B.3.15)   |
| 16:2  | 232Fh                           | Chipset Configuration (PCHCFG): As specified by clock mode.   |
| 1:0   | FCIM<br>11b                     | SATA PLL Reference Select (SATARS): Selects the SSC/input pin source for use by SATA PLL.   |
|       | FCIM Overclocking<br>10b        | FCIM  11b = SSC2 all other values = Reserved  FCIM Overclocking 10b = SSC3 all other values = Reserved  Note: FCIM overclocking requires a parameter value different from FCIM ME FW defaults.  Note: Spread spectrum can be turned on and off for SSC[3:2] using "SSC[3:2] Enable, Active Low" parameters at SSCCTL[16,8] (see Section B.3.15).  |



## B.3.5 DPLLAC – Display PLL "A" Configuration

Note: This parameter is not available in the Flash Image Tool GUI. If editing access to this

parameter is required, consult Release Notes released with this Intel® ME FW kit for

instructions.

#### B.3.6 DPLLBC – Display PLL "B" Configuration

Note: This parameter is not available in the Flash Image Tool GUI. If editing access to this

parameter is required, consult Release Notes released with this Intel® ME FW kit for

instructions.

#### B.3.7 PLLEN – PLL Enable

Address Offset: 0x0Ch

Flash Image Tool/ME FW Default for FCIM: 8000 000Ch

FCIM Default: 80000404h (before PCH\_PWROK), 8000040Ch (after PCH\_PWROK)

**Description:** This parameter controls PLL enables.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | FCIM/BTM Specific Registers

#### Table B-7. PLL Enable Parameters

| Bits  | Default                        | Description  |
|-------|--------------------------------|--|
| 31    | 0b                             | Chipset Strap (PCHHWSTRP): Always reported as 1b.  |
| 30:11 | 0h                             | Reserved (RSVD)  |
| 10    | HW: 1b<br>FITC: 0b<br>MEFW: 0b | SSC4 Ownership (SSC4OWN): Controls the owner of SSC4 and DIV4 (see Figure B-1).  Ob = Display Driver controls SSC4-associated resources.  1b = ME controls SSC4-associated resources   |
| 9     | Ob                             | DPLLA/DPLLB/SSC1 Ownership (DPLLSSC1OWN): Controls the owner of DPLLA, DPLLB, and SSC1.  Ob = Display Driver register set controls DPLLA, DPLLB, and SSC1  1b = ME FW controls DPLLA, DPLLB, and SSC1. This option must be selected if 27-MHz output is required from CLKOUTFLEX[3:0]. |
| 8:4   | 0h                             | Reserved (RSVD)  |
| 3:0   | Ch                             | Chipset Configuration (PCHCFG): Must be set to Ch.   |

## B.3.8 OCKEN – Output Clock Enable

Address Offset: 0x0Eh

Flash Image Tool/ME FW Default: No changes from HW defaults

HW Default: 1FFF 0F8Fh

**Description:** This parameter controls enabling of output buffers.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | ICC Registers



**Table B-8.** Output Clock Enable Parameters

| Bits  | Default | Description   |
|-------|---------|---|
| 31:29 | 0h      | Reserved (RSVD)   |
| 28    | 1b      | Chipset Configuration (PCHCFG): Must be set to 1b.  |
| 27    | 1b      | PEG_B Output Clock Enable (PBOCKEN): Controls the enabling of PEG_B clock toggling. When this clock output is not used, it should be gated to low state to save power.  Ob = Output clock is gated to low state 1b = Output buffer is enabled to toggle once its clock source has been initialized  |
| 26    | 1b      | PEG_A Output Clock Enable (PAOCKEN): Controls the enabling of PEG_A clock toggling. When this clock output is not used, it should be gated to low state to save power.  Ob = Output clock is gated to low state 1b = Output buffer is enabled to toggle once its clock source has been initialized  |
| 25    | 1b      | DP120 Output Clock Enable (DPOCKEN): Controls the enabling of CLKOUT_DP clock toggling. When this clock output is not used, it should be gated to low state to save power.  Ob = Output clock is gated to low state  1b = Output buffer is enabled to toggle once its clock source has been initialized  Note: By default, the ownership of this bit is under display control. The display logic side (not ME FW) determines whether the output clock pin CLKOUT_DP toggles or gated to low state. Use the default value '1' for this bit.                          |
| 24    | 1b      | ITPXDP Output Clock Enable (ITPXDPOCKEN): Controls the enabling of CLKOUT_ITPXDP clock toggling. When this clock output is not used, it should be gated to low state to save power.  Ob = Output clock is gated to low state 1b = Output clock is enabled to toggle once its clock source has been initialized  |
| 23:16 | FFh     | SRC 7:0 Output Clock Enable (SRC700CKEN): Controls the enabling of SRC clock toggling. Each bit position controls the corresponding SRC output clock, e.g. bit 0 controls SRCO. When any clock output is not used, it should be gated to low state to save power.  Ob = Corresponding output clock is gated to low state  1b = Corresponding output clock is enabled to toggle once its clock source has been initialized (hot plug capable)  |
| 15:12 | 0h      | Reserved (RSVD)   |
| 11:7  | 1Fh     | PCICLK 4:0 Output Clock Enable (PCI40OCKEN): Controls the enabling of PCI clock toggling. Each bit position controls the corresponding PCI output clock, e.g. bit 7 controls CLKOUT_PCIO. When any clock output is not used, it should be gated to low state to save power.  Ob = Corresponding output clock is gated to low state 1b = Corresponding output clock is enabled to toggle once its clock source has been initialized  A-stepping Note: This parameter has no effect and clock output is always enabled.  B-stepping Note: Parameter behaves normally. |
| 6:4   | 0h      | Reserved (RSVD)   |
| 3:0   | Fh      | FLEXCLK 3:0 Output Clock Enable (FLEX30OCKEN): Controls the enabling of FLEXCLK toggling. Each bit position controls the corresponding FLEXCLK output clock, e.g. LSB (bit 0) controls CLKOUTFLEXO. When any clock output is not used, it should be gated to low state to save power.  Ob = Corresponding output clock is gated to low state  1b = Corresponding output clock is enabled to toggle once its clock source has been initialized   |



# **B.3.9 IBEN – Input Buffer Enable**

Address Offset: 0x0Fh

Flash Image Tool/ME FW Default for FCIM: No changes from HW defaults

FCIM Default: 0000\_002Fh

**Description:** This parameter controls enabling of input buffers.

Flash I mage Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | FCIM/BTM Specific Registers

#### Table B-9. Input Buffer Enable Parameters

| Bits | Default | Description   |
|------|---------|---|
| 31:6 | Oh      | Reserved (RSVD)   |
| 5:4  | 10b     | CLKIN_SATA Input Buffer Disable (CKINSATAInBufDis): Controls the differential input buffer for CLKIN_SATA. When CLKIN_SATA is not used, its input buffer should be turned off for power saving.  O0b = CLKIN_SATA Differential Input Buffer is subjected to dynamic power management control by the SATA logic as part of the SATACLKREO# protocol to the external clock generator. This setting is only applicable when CLKIN_SATA is configured to only source PCH SATA PLL but not source any other clock consumers.  O1b = Input buffer is enabled  1xb = Input buffer is disabled for power saving |
| 3    | 1b      | Chipset Configuration (PCHCFG): Must be set to 1b.  |
| 2    | 1b      | CLKIN_DMI Input Buffer Disable (CKINDMIInBufDis): Controls the differential input buffer for CLKIN_DMI. When CLKIN_DMI is not used, its input buffer should be turned off for power saving.  Ob = Input buffer is enabled 1b = Input buffer is disabled for power saving  |
| 1    | 1b      | CLKIN_DOT96 Input Buffer Disable (CKIN96InBufDis): Controls the differential input buffer for CLKIN_DOT96. When CLKIN_DOT96 is not used, its input buffer should be turned off for power saving.  Ob = Input buffer is enabled 1b = Input buffer is disabled for power saving   |
| 0    | 1b      | Chipset Configuration (PCHCFG): Set to <b>0b</b> by hardware default (in BTM only), but required to be <b>1b</b> .  |



#### B.3.10 DIVEN - Divider Enable

Address Offset: 0x10h

Flash Image Tool/ME FW Default for FCIM: 0000\_05EBh

FCIM Default: 00000DFFh

**Description:** This parameter controls enabling of divider blocks.

Flash I mage Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | FCIM/BTM Specific Registers

#### Table B-10. Divider Enable Parameters

| Bits  | Default                         | Description   |
|-------|---------------------------------|---|
| 31:12 | 0h                              | Reserved (RSVD)   |
| 11    | HW: 1b<br>ME FW: 0b<br>FITC: 0b | Chipset Configuration (PCHCFG): Set to 1b by hardware default, but required to be 0b (in FCIM only).  |
| 10    | 1b                              | 14.31818Mhz Fractional Divisor Enable (14FDEN): Enables fractional divisor for 14.31818Mhz clock generation (see Figure B-1). When not used, the fractional divisor can be disabled for power saving.  Ob = Divider is disabled  1b = Divider is enabled  Note: PCH use the 14.31818Mhz Fraction divisor to provide clock for PCH internal legacy 8254, and PM timers. Turning off the 14.31818Mhz Fraction divisor will turn off clock to the PCH legacy 8254, and PM timers. The 14.31818Mhz Fraction divisor should NOT be turn off even if it is not used externally. |
| 9     | 0b                              | Reserved (RSVD)   |
| 8     | 1b                              | DIV7 Enable (DIV7EN): Enables DIV7 clock divider (see Figure B-1).  Ob = Divider is enabled (120 Mhz generated from USB PLL)  1b = Divider is disabled (120Mhz generated by XCK PLL)  |
| 7     | 1b                              | DIV5 Stage 2 Enable (DIV5BEN): Enables DIV5B clock divider (see Figure B-1).  Ob = Divider is disabled 1b = Divider is enabled  |
| 6     | 1b                              | DIV5 Stage 1 Enable (DIV5AEN): Enables DIV5A clock divider (see Figure B-1).  Ob = Divider is disabled 1b = Divider is enabled  |
| 5     | 1b                              | DIV4 Enable (DIV4EN): Enables DIV4 clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled   |
| 4     | HW: 1b<br>ME FW: 0b<br>FITC: 0b | DIV3 Enable (DIV3EN): Enables DIV3 clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled   |
| 3     | 1b                              | DIV2-S Enable (DIV2SEN): Enables DIV2-S clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled  |
| 2     | HW: 1b<br>ME FW: 0b<br>FITC: 0b | DIV2-NS Enable (DIV2NSEN): Enables DIV2-NS clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled   |
| 1     | 1b                              | DIV1-S Enable (DIV1SEN): Enables DIV1-S clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled  |
| 0     | 1b                              | DIV1-NS Enable (DIV1NSEN): Enables DIV1-NS clock divider (see Figure B-1).  Ob = Divider is disabled  1b = Divider is enabled   |



# **B.3.11** PM1 – Power Management

Address Offset: 0x12h

Flash Image Tool/ME FW Default: 0000\_001Fh

HW Default: 0000\_0000h

**Description:** This parameter controls power management features of clocks. **Flash I mage Tool Configuration:** Available in **ME Region | Configuration | ICC** 

Data | ICC Profile 0 | ICC Registers

**Table B-11. Power Management Parameters** 

| Bits | Default                            | Description   |
|------|------------------------------------|---|
| 31:5 | 0h                                 | Reserved (RSVD)   |
| 4    | HW: 0b<br>ME FW: 1b<br>FITC: 1b    | Dynamic SSC1 Shutdown Enable (SSC1DSEN): Enables dynamic power management of DIV1-S (see Figure B-1, page 61).  Integrated Graphics Device Display Driver may dynamically power manage SSC1 when:  — Integrated Graphics Device Display Driver is assigned ownership of SSC1 ("DPLLA/DPLLB/SSC1 Ownership" parameter field at PLLEN[9] = 0b, see Section B.3.5)  — SSC1 is globally enabled ("SSC1 Enable, Active Low" parameter field at SSCCTL[0] = 0b)  This bit has no effect, (dynamic power management of DIV4 can only be performed through Intel® MEI message SET_ICC_REGISTER from BIOS during POST and S3 resume, not by Integrated Graphics Device Display Driver), when:  — ME is assigned ownership (PLLEN[9] = 1b, see Section B.3.5).  The following are logical combinations of this parameter field (MSB) and "Dynamic DIV1S Shutdown Enable" parameter at PM1[0] (LSB).  Obb = Disable dynamic management of DIV1-S and SSC1 O1b = Dynamic management of DIV1-S only. SSC1 stays up and maintains current state for lower clock recovery latency at the expense of power.  10b = Reserved 11b = Dynamic management of both DIV1-S and SSC1. Longer clock recovery latency but more power savings. |
| 3:2  | HW: 00b<br>ME FW: 11b<br>FITC: 11b | Dynamic SSC4 and DIV4 Shutdown Enable (SSC4DIV4DSEN): Enables dynamic power management of SSC4 and DIV4 (see Figure B-1, page 61).  Integrated Graphics Device Display Driver may dynamically power manage SSC4 when:  — Integrated Graphics Device Display Driver is assigned ownership of SSC4 ("SSC4 Ownership" parameter at PLLEN[10] = 0b, see Section B.3.5)  — SSC4 is globally enabled ("SSC4 Enable, Active Low" parameter field at SSCCTL[24] = 0b, see Section B.3.5)  • This bit has no effect, (dynamic power management of DIV4 can only be performed through Intel® MEI message SET_ICC_REGISTER from BIOS during POST and S3 resume, not by Integrated Graphics Device Display Driver), when:  — ME is assigned ownership (PLLEN[10] = 1b, see Section B.3.5)  Obb = Disable dynamic management of DIV4 and SSC4  O1b = Dynamic management of DIV4 only. SSC4 stays up and maintains current state for lower clock recovery latency at the expense of power.  10b = Reserved  11b = Dynamic management of both DIV4 and SSC4. Longer clock recovery latency but more power savings.   |
| 1    | HW: 0b<br>ME FW: 1b<br>FITC: 1b    | Dynamic DIV1-NS Shutdown Enable (DIV1NSDSEN): Enables dynamic power management of DIV1-NS (see Figure B-1).  Ob = Disable dynamic power management of DIV1-S  1b = Enable dynamic power management of DIV1-S  |
| 0    | HW: 0b<br>ME FW: 1b<br>FITC: 1b    | Dynamic DIV1-S Shutdown Enable (DIV1SDSEN): Enables dynamic power management of DIV1-S (see Figure B-1).  Note: Do not configure this parameter field on its own. See "DIV1 Shutdown Enable" parameter at PM1[4].   |

# B.3.12 PM2 – Power Management

Address Offset: 0x13h



Flash Image Tool/ME FW Default: No changes from HW defaults

HW Default: 0000\_0000h

**Description:** This parameter controls power management features of clocks.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | ICC Registers

**Table B-12. Power Management Parameters** 

| Bits | Default | Description  |
|------|---------|--|
| 31:9 | 0h      | Reserved (RSVD)  |
| 8:5  | 0000Ь   | CLKRUN Control Enable for PCI 33 Mhz on CLKOUTFLEX (CLKRUNCEN_FLEX): Enables support for CLKRUN protocol for PCI 33 MHz clocks muxed out to CLKOUTFLEX[3:0].  Ob = Corresponding CLKOUTFLEX PCI clock is free-running, unaffected by CLKRUN protocol 1b = Corresponding CLKOUTFLEX PCI clock is shut off when CLKRUN protocol turns off PCI clocks  Note: These bits must be clear (Ob) when the corresponding CLKOUTFLEX pins are not configured for PCI 33Mhz clock. |
| 4:0  | 0 0000Ь | CLKRUN Control Enable (CLKRUNCEN): Enables support for CLKRUN protocol for CLKOUT_PCI[4:0].  Ob = Corresponding CLKOUT_PCI is free-running, unaffected by CLKRUN protocol 1b = Corresponding CLKOUT_PCI is shut off when CLKRUN protocol turns off PCI clocks Note: This parameter does not enable CLKRUN protocol support for CLKOUTFLEX[3:0].  |

# **B.3.13 SEBP1 – Single Ended Buffer Parameters**

Address Offset: 0x1Ch

Flash Image Tool/ME FW Default: No changes from HW defaults

HW Default: 0000\_9999h

Description: This parameter controls double/single load series resistance and slew

rate for FLEX clocks.

Flash Image Tool Configuration: Not present in Flash Image Tool

Table B-13. Single Ended Buffer Parameters (Sheet 1 of 2)

| Bits  | Default | Description  |
|-------|---------|--|
| 31:16 | 0h      | Reserved (RSVD)  |
| 15:13 | 100b    | FLEXCLK3 Slew Rate Control (F3SLC): Controls slew rate for CLKOUTFLEX3.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |
| 12    | 1b      | FLEXCLK3 Single/Double Load Series Resistance (F3SDLSR): Sets programmable series resistance for CLKOUTFLEX3.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |



Table B-13. Single Ended Buffer Parameters (Sheet 2 of 2)

| Bits | Default | Description  |
|------|---------|--|
| 11:9 | 100b    | FLEXCLK2 Slew Rate Control (F2SLC): Controls slew rate for CLKOUTFLEX2.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load)       |
| 8    | 1b      | FLEXCLK2 Single/Double Load Series Resistance (F2SDLSR): Sets programmable series resistance for CLKOUTFLEX2.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 7:5  | 100b    | FLEXCLK1 Slew Rate Control (F1SLC): Controls slew rate for CLKOUTFLEX1.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |
| 4    | 1b      | FLEXCLK1 Single/Double Load Series Resistance (F1SDLSR): Sets programmable series resistance for CLKOUTFLEX1.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 3:1  | 100b    | FLEXCLKO Slew Rate Control (F2SLC): Controls slew rate for CLKOUTFLEX2.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |
| 0    | 1b      | FLEXCLKO Single/Double Load Series Resistance (FOSDLSR): Sets programmable series resistance for CLKOUTFLEXO.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |

## **B.3.14 SEBP2 – Single Ended Buffer Parameters**

Address Offset: 0x1Dh

Flash Image Tool/ME FW Default: No changes from HW defaults

**HW Default:** 0009\_9999h

**Description:** This parameter controls double/single load series resistance and slew rate for PCI clocks. PCI Specifications 2.4 and 3.0 allow for an acceptable slew rate range of 1 to 4 V/ns. ME FW programmability allows for slew rate to be specified between 0.6 to 2 V/ns for two reasons:

- 1. Slew rates exceeding 2 V/ns can have adverse effects on platform EMI
- 2. Slew rates lower than 1 V/ns can be specified for EMI benefits, at the risk of violating PCI specification

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC Data | ICC Profile 0 | ICC Registers



Table B-14. Single Ended Buffer Parameters (Sheet 1 of 2)

| Bits  | Default | Description  |
|-------|---------|--|
| 31:20 | 0h      | Reserved (RSVD)  |
| 19:17 | 100b    | PCI4 Slew Rate Control (PCI4SLC): Controls slew rate for CLKOUTPCI4.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load)  |
| 16    | 1b      | PCI4 Single/Double Load Series Resistance (PCI4SDLSR): Sets programmable series resistance for CLKOUT_PCI4.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 15:13 | 100b    | PCI3 Slew Rate Control (PCI3SLC): Controls slew rate for CLKOUT_PCI3.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  010b  010b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load)       |
| 12    | 1b      | PCI3 Single/Double Load Series Resistance (PCI3SDLSR): Sets programmable series resistance for CLKOUT_PCI3.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 11:9  | 100b    | PCI2 Slew Rate Control (PCI2SLC): Controls slew rate for CLKOUT_PCI2.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |
| 8     | 1b      | PCI2 Single/Double Load Series Resistance (PCI2SDLSR): Sets programmable series resistance for CLKOUT_PCI2.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 7:5   | 100b    | PCI1 Slew Rate Control (PCI1SLC): Controls slew rate for CLKOUT_PCI1.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  011b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |



Table B-14. Single Ended Buffer Parameters (Sheet 2 of 2)

| Bits | Default | Description  |
|------|---------|--|
| 4    | 1b      | PCI1 Single/Double Load Series Resistance (PCI1SDLSR): Sets programmable series resistance for CLKOUT_PCI1.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |
| 3:1  | 100b    | PCIO Slew Rate Control (PCIOSLC): Controls slew rate for CLKOUT_PCIO.  000b = Weakest slew rate setting (~0.6 V/ns for a TBD inch trace at double load)  001b  010b  100b = Default Slew rate setting (~1.4V/ns for a TBD inch trace at double load)  101b  110b  111b = Strongest slew rate setting (~2 V/ns for a TBD inch trace at double load) |
| 0    | 1b      | PCIO Single/Double Load Series Resistance (PCIOSDLSR): Sets programmable series resistance for CLKOUT_PCIO.  Ob = 25 Ohms for single load usage 1b = 17 Ohms for double load usage   |

#### B.3.15 SSCCTL – SSC Control

Address Offset: 0x24h

Flash Image Tool/ME FW Default for FCIM: 0001\_0000h

FCIM Default: 0000\_0000h

Description: This parameter controls spread spectrum modulation capability of SSC

blocks.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | FCIM/BTM Specific Registers

Table B-15. SSC Control Parameters (Sheet 1 of 2)

| Bits  | Default | Description  |
|-------|---------|--|
| 31:27 | 0h      | Reserved (RSVD)  |
| 26:25 | OOb     | SSC4 Spread Mode (SSC4_SprdMd): Select the spread mode for SSC4.  00b = Down spread 01b = Center spread 10b = Reserved 11b = Reserved  |
| 24    | 0b      | SSC4 Enable, Active Low (SSC4_EnB): Determines whether SSC4 (see Figure B-1, page 61) is enabled.  Ob = Enable SSC4  1b = Power off SSC4 and select bypass path to SSC4 output. SSC4 output will thus be non-spread. |
| 23:19 | 0h      | Reserved (RSVD)  |
| 18:17 | 00b     | SSC3 Spread Mode (SSC3_SprdMd): Select the spread mode for SSC3.  00b = Down spread 01b = Center spread 10b = Reserved 11b = Reserved  |
| 16    | Ob      | SSC3 Enable, Active Low (SSC3_EnB): Determines whether SSC3 (see Figure B-1, page 61) is enabled.  Ob = Enable SSC3  1b = Power off SSC3 and select bypass path to SSC3 output. SSC3 output will thus be non-spread. |
| 15:11 | 0h      | Reserved (RSVD)  |



Table B-15. SSC Control Parameters (Sheet 2 of 2)

| Bits | Default | Description  |
|------|---------|--|
| 10:9 | 00b     | SSC2 Spread Mode (SSC2_SprdMd): Select the spread mode for SSC2.  00b = Down spread 01b = Center spread 10b = Reserved 11b = Reserved  |
| 8    | 0b      | SSC2 Enable, Active Low (SSC2_EnB): Determines whether SSC2 (see Figure B-1, page 61) is enabled.  Ob = Enable SSC2  1b = Power off SSC2 and select bypass path to SSC2 output. SSC2 output will thus be non-spread. |
| 7:3  | 0h      | Reserved (RSVD)  |
| 2:1  | 00b     | SSC1 Spread Mode (SSC1_SprdMd): Select the spread mode for SSC1.  00b = Down spread  01b = Center spread  10b = Reserved  11b = Reserved   |
| 0    | Ob      | SSC1 Enable, Active Low (SSC1_EnB): Determines whether SSC1 (see Figure B-1, page 61) is enabled.  Ob = Enable SSC1  1b = Power off SSC1 and select bypass path to SSC1 output. SSC1 output will thus be non-spread. |

# **B.3.16** PMSRCCLK1 – SRC Power Management

Address Offset: 0x48h

Flash Image Tool/ME FW Default: No changes from HW defaults

**HW Default:** 7654\_3210h

**Description:** This parameter as signs dynamic CLKRQ# control of SRC clocks. **Flash Image Tool Configuration:** Available in **ME Region | Configuration | ICC** 

Data | ICC Profile 0 | ICC Registers



Table B-16. SRC Power Management (Sheet 1 of 2)

| Bits  | Default | Description  |
|-------|---------|--|
| 31:28 | 0111b   | CLKRQ# Select for CLKOUT_SRC7 (CRQSELSRC7): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC7 output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_SRC7 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_SRC7 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_SRC7 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_SRC7 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_SRC7 0101b = SRC5CLKRQ#/GPI044 controls CLKOUT_SRC7 0110b = SRC5CLKRQ#/GPI045 controls CLKOUT_SRC7 0111b = SRC7CLKRQ#/GPI045 controls CLKOUT_SRC7 1010b = SRC8CLKRQ#/GPI046 controls CLKOUT_SRC7 1001b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPI047 controls CLKOUT_SRC7 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPI056 controls CLKOUT_SRC7                  |
| 27:24 | 0110b   | CLKRQ# Select for CLKOUT_SRC6 (CRQSELSRC6): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC6 output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_SRC6 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_SRC6 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_SRC6 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_SRC6 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_SRC6 0101b = SRC5CLKRQ#/GPI046 controls CLKOUT_SRC6 0110b = SRC5CLKRQ#/GPI045 controls CLKOUT_SRC6 0111b = SRC7CLKRQ#/GPI046 controls CLKOUT_SRC6 1000b = SRC8CLKRQ#/GPI046 controls CLKOUT_SRC6 1000b = SRC8CLKRQ#/GPI046 controls CLKOUT_SRC6 1001b = SRC9CLKRQ#/GPI046 controls CLKOUT_SRC6  |
| 23:20 | 0101b   | CLKRQ# Select for CLKOUT_SRC5 (CRQSELSRC5): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC5 output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_SRC5 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_SRC5 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_SRC5 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_SRC5 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_SRC5 0101b = SRC5CLKRQ#/GPI044 controls CLKOUT_SRC5 0110b = SRC5CLKRQ#/GPI045 controls CLKOUT_SRC5 0111b = SRC7CLKRQ#/GPI046 controls CLKOUT_SRC5 1010b = SRC8CLKRQ#/GPI046 controls CLKOUT_SRC5 1001b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPI047 controls CLKOUT_SRC5 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPI056 controls CLKOUT_SRC5                  |
| 19:16 | 0100b   | CLKRQ# Select for CLKOUT_SRC4 (CRQSELSRC4): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC4 output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_SRC4 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_SRC4 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_SRC4 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_SRC4 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_SRC4 0101b = SRC5CLKRQ#/GPI044 controls CLKOUT_SRC4 0110b = SRC5CLKRQ#/GPI045 controls CLKOUT_SRC4 0111b = SRC7CLKRQ#/GPI046 controls CLKOUT_SRC4 1010b = SRC8CLKRQ#/GPI046 controls CLKOUT_SRC4 1000b = SRC8CLKRQ#/FEG_A_CLKRQ#/GPI047 controls CLKOUT_SRC4 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPI056 controls CLKOUT_SRC4                  |
| 15:12 | 0011b   | CLKRQ# Select for CLKOUT_SRC3 (CRQSELSRC3): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC3 output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_SRC3 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_SRC3 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_SRC3 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_SRC3 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_SRC3 0101b = SRC5CLKRQ#/GPI044 controls CLKOUT_SRC3 0110b = SRC5CLKRQ#/GPI045 controls CLKOUT_SRC3 0111b = SRC7CLKRQ#/GPI046 controls CLKOUT_SRC3 0111b = SRC7CLKRQ#/GPI046 controls CLKOUT_SRC3 1000b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPI047 controls CLKOUT_SRC3 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPI056 controls CLKOUT_SRC3 1x1xb = Reserved |



Table B-16. SRC Power Management (Sheet 2 of 2)

| Bits | Default | Description  |
|------|---------|--|
| 11:8 | 0010b   | CLKRQ# Select for CLKOUT_SRC2 (CRQSELSRC2): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC2 output.  0000b = SRC0CLKRQ#/GPIO73 controls CLKOUT_SRC2 0001b = SRC1CLKRQ#/GPIO18 controls CLKOUT_SRC2 0010b = SRC2CLKRQ#/GPIO20 controls CLKOUT_SRC2 0011b = SRC3CLKRQ#/GPIO25 controls CLKOUT_SRC2 0100b = SRC4CLKQ#/GPIO26 controls CLKOUT_SRC2 0101b = SRC5CLKRQ#/GPIO46 controls CLKOUT_SRC2 0110b = SRC5CLKRQ#/GPIO45 controls CLKOUT_SRC2 0110b = SRC5CLKRQ#/GPIO46 controls CLKOUT_SRC2 0111b = SRC7CLKRQ#/GPIO46 controls CLKOUT_SRC2 1000b = SRC8CLKRQ#/GPIO46 controls CLKOUT_SRC2 1001b = SRC9CLKRQ#/FEG_A_CLKRQ#/GPIO56 controls CLKOUT_SRC2 1011b = SRC9CLKRQ#/FEG_B_CLKRQ#/GPIO56 controls CLKOUT_SRC2  |
| 7:4  | 0001b   | CLKRQ# Select for CLKOUT_SRC1 (CRQSELSRC1): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC1 output.  0000b = SRC0CLKRQ#/GPIO73 controls CLKOUT_SRC1 0001b = SRC1CLKRQ#/GPIO18 controls CLKOUT_SRC1 0010b = SRC2CLKRQ#/GPIO20 controls CLKOUT_SRC1 0011b = SRC3CLKRQ#/GPIO25 controls CLKOUT_SRC1 0100b = SRC4CLKRQ#/GPIO26 controls CLKOUT_SRC1 0101b = SRC5CLKRQ#/GPIO46 controls CLKOUT_SRC1 0110b = SRC5CLKRQ#/GPIO45 controls CLKOUT_SRC1 0111b = SRC7CLKRQ#/GPIO46 controls CLKOUT_SRC1 1011b = SRC7CLKRQ#/GPIO46 controls CLKOUT_SRC1 1000b = SRC8CLKRQ#/GPIO46 controls CLKOUT_SRC1 1001b = SRC9CLKRQ#/PEG_A_CLKRQ#/GPIO45 controls CLKOUT_SRC1 1011b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_SRC1 1011b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_SRC1 |
| 3:0  | 0000b   | CLKRQ# Select for CLKOUT_SRCO (CRQSELSRCO): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRCO output.  0000b = SRCOCLKRQ#/GPIO73 controls CLKOUT_SRCO 0001b = SRC1CLKRQ#/GPIO18 controls CLKOUT_SRCO 0010b = SRC2CLKRQ#/GPIO20 controls CLKOUT_SRCO 0011b = SRC3CLKRQ#/GPIO25 controls CLKOUT_SRCO 0100b = SRC4CLKRQ#/GPIO26 controls CLKOUT_SRCO 0101b = SRC5CLKRQ#/GPIO44 controls CLKOUT_SRCO 0110b = SRC5CLKRQ#/GPIO45 controls CLKOUT_SRCO 0111b = SRC7CLKRQ#/GPIO46 controls CLKOUT_SRCO 1100b = SRC8CLKRQ#/GPIO46 controls CLKOUT_SRCO 1000b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPIO47 controls CLKOUT_SRCO 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_SRCO  |

## B.3.17 PMSRCCLK2 – SRC Power Management

Address Offset: 0x49h

Flash I mage Tool/ME FW Default: No changes from HW defaults

HW Default: 0000\_0F98h

**Description:** This parameter assigns dynamic CLKRQ# control of SRC clocks.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | ICC Registers



Table B-17. SRC Power Management

| Bits  | Default    | Description  |
|-------|------------|--|
| 31:27 | 0h         | Reserved (RSVD)  |
| 26    | Ob         | CLKRQ# Control Enable for CLKOUT_ITPXDP: Enables support for CLKRQ# power management control for PCI Express* clock output to CLKOUT_ITPXDP.  Ob = Disable dynamic control of CLKOUT_ITPXDP clock 1b = CLKOUT_ITPXDP clock is dynamically controlled by assigned CLKRQ# pin  |
| 25    | Ob         | CLKRQ# Control Enable for CLKOUT_PEG_B: Enables support for CLKRQ# power management control for PCI Express* clock output to CLKOUT_PEG_B.  Ob = Disable dynamic control of corresponding CLKOUT_SRC clock  1b = CLKOUT_PEG_B clock is dynamically controlled by assigned CLKRQ# pin   |
| 24    | Ob         | CLKRQ# Control Enable for CLKOUT_PEG_A: Enables support for CLKRQ# power management control for PCI Express* clock output to CLKOUT_PEG_A.  Ob = Disable dynamic control of corresponding CLKOUT_SRC clock  1b = CLKOUT_PEG_A clock is dynamically controlled by assigned CLKRQ# pin   |
| 23:16 | 0000 0000b | CLKRQ# Control Enable for CLKOUT_SRC[7:0]: Enables support for CLKRQ# power management control for PCI Express* clock outputs to CLKOUT_SRC[7:0].  Ob = Disable dynamic control of corresponding CLKOUT_SRC clock 1b = Corresponding CLKOUT_SRC clock is dynamically controlled by assigned CLKRQ# pin   |
| 15:12 | Oh         | Reserved (RSVD)  |
| 11:8  | 1111b      | CLKRQ# Select for CLKOUT_ITPXDP (CRQSELITPXDP): Select external input CLKRQ# pin for dynamic control of CLKOUT_SRC7 output.  0000b = SRC0CLKRQ#/GPIO73 controls CLKOUT_ITPXDP 0001b = SRC1CLKRQ#/GPIO18 controls CLKOUT_ITPXDP 0010b = SRC2CLKRQ#/GPIO20 controls CLKOUT_ITPXDP 0010b = SRC3CLKRQ#/GPIO25 controls CLKOUT_ITPXDP 0100b = SRC4CLKRQ#/GPIO26 controls CLKOUT_ITPXDP 0101b = SRC5CLKRQ#/GPIO44 controls CLKOUT_ITPXDP 0110b = SRC6CLKRQ#/GPIO45 controls CLKOUT_ITPXDP 0111b = SRC7CLKRQ#/GPIO45 controls CLKOUT_ITPXDP 1000b = SRC8CLKRQ#/GPIO45 controls CLKOUT_ITPXDP 1000b = SRC8CLKRQ#/GPIO46 controls CLKOUT_ITPXDP 1001b = SRC9CLKRQ#/PEG_A_CLKRQ#/GPIO47 controls CLKOUT_ITPXDP 1010b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_ITPXDP 101b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_ITPXDP 101c = CLKQ# pin, if CLKRQ# functionality is enabled (see "CLKRQ# Control Enable for CLKOUT_ITPXDP" parameter at PMSRCCLK2[26]). |
| 7:4   | 1001b      | CLKRQ# Select for CLKOUT_PEG_B (CRQSELPEGB): Select external input CLKRQ# pin for dynamic control of CLKOUT_PEG_B output.  0000b = SRC0CLKRQ#/GPI073 controls CLKOUT_PEG_B 0001b = SRC1CLKRQ#/GPI018 controls CLKOUT_PEG_B 0010b = SRC2CLKRQ#/GPI020 controls CLKOUT_PEG_B 0011b = SRC3CLKRQ#/GPI025 controls CLKOUT_PEG_B 0100b = SRC4CLKRQ#/GPI026 controls CLKOUT_PEG_B 0101b = SRC5CLKRQ#/GPI044 controls CLKOUT_PEG_B 0110b = SRC6CLKRQ#/GPI045 controls CLKOUT_PEG_B 0111b = SRC7CLKRQ#/GPI045 controls CLKOUT_PEG_B 1000b = SRC8CLKRQ#/GPI046 controls CLKOUT_PEG_B 1000b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPI047 controls CLKOUT_PEG_B 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPI056 controls CLKOUT_PEG_B   |
| 3:0   | 1000b      | CLKRQ# Select for CLKOUT_PEG_A (CRQSELPEGA): Select external input CLKRQ# pin for dynamic control of CLKOUT_PEG_A output.  0000b = SRC0CLKRQ#/GPIO73 controls CLKOUT_PEG_A 0001b = SRC1CLKRQ#/GPIO18 controls CLKOUT_PEG_A 0010b = SRC2CLKRQ#/GPIO20 controls CLKOUT_PEG_A 0011b = SRC3CLKRQ#/GPIO25 controls CLKOUT_PEG_A 0100b = SRC4CLKRQ#/GPIO26 controls CLKOUT_PEG_A 0101b = SRC5CLKRQ#/GPIO46 controls CLKOUT_PEG_A 0110b = SRC6CLKRQ#/GPIO45 controls CLKOUT_PEG_A 0111b = SRC7CLKRQ#/GPIO45 controls CLKOUT_PEG_A 1000b = SRC8CLKRQ#/GPIO46 controls CLKOUT_PEG_A 1000b = SRC8CLKRQ#/PEG_A_CLKRQ#/GPIO47 controls CLKOUT_PEG_A 1001b = SRC9CLKRQ#/PEG_B_CLKRQ#/GPIO56 controls CLKOUT_PEG_A   |



# B.3.18 PI12BiasParms – Phase Interpolators 1 & 2 Biasing Parameters

Address Offset: 0x29h

Flash Image Tool/ME FW Default: No changes from HW defaults

HW Default: 0888 0888h

Recommended Overclocking Default for FCIM: 0000\_0888h

**Description:** This parameter control Phase Interpolators 1 & 2 Biasing.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | ICC Registers

#### Table B-18. Phase Interpolators 1 & 2 Biasing Parameters

| Bits | Default    | Description   |
|------|------------|---|
| 31:0 | 0888_0888h | Chipset Configuration (PCHCFG): FCIM 0888_0888h  FCIM Overclocking 0000_0888h |

#### B.3.19 SSC2OCPARMS – SSC2 Overclock Parameters

Address Offset: 0x39h

Flash Image Tool/ME FW Default: No changes from HW defaults

HW Default: 0000\_0000h

**Description:** This parameter control SSC2 Overclock Parameters.

Flash Image Tool Configuration: Available in ME Region | Configuration | ICC

Data | ICC Profile 0 | ICC Registers

Table B-19. SSC2 Overclock Parameters

| Bits | Default    | Description  |
|------|------------|--|
| 31:0 | 0000_0000h | Chipset Configuration (PCHCFG): Wimax Friendly clcoking 0000_0300h  Other 0000_0000h |

# B.3.20 PCH Clock output / ICC registers mapping - part A

The following table map each one of the PCH outputs with the ICC registers bit that is configurable in the FITc tool (ICC profile).



Table B-20. PCH Clock output / ICC registers mapping - part A (Sheet 1 of 3)

| ICC<br>Registers | CLCKOUT_DMI  | CLCKOUT_PEG (A)  | CLCKOUT_PEG (B)  | CLCKOUT_ITPXDP   | CLCKOUT_SRC<br>[7:0]   |
|------------------|--|--|--|--|--|
| css              | CSS[16:12]<br>Chipset<br>Configuration<br>(PCHCFG)   | CSS[16:12]<br>Chipset<br>Configuration<br>(PCHCFG)   | CSS[16:12]<br>Chipset<br>Configuration<br>(PCHCFG)   | CSS[16:12] Chipset Configuration (PCHCFG) CSS[9:3]   | CSS[16:12]<br>Chipset<br>Configuration<br>(PCHCFG)   |
|                  |  |  |  | Chipset<br>Configuration<br>(PCHCFG)   |  |
|                  | SSS[20]  DMI Port Clock Select (DMIPORTCS)   | DMI Port Clock<br>Select<br>(DMIPORTCS)  | SSS[20]  DMI Port Clock Select (DMIPORTCS)   | DMI Port Clock<br>Select<br>(DMIPORTCS)  | SSS[20]  DMI Port Clock Select (DMIPORTCS)   |
| sss              |  |  |  |  | SSS[6:4]<br>SRC[7:4] Clock<br>Source Select<br>(SRC30CSS) (SSC2<br>or SSC3)  |
|                  |  |  |  |  | SSS[2:0]<br>SRC[3:0] Clock<br>Source Select<br>(SRC30CSS) (SSC2<br>or SSC3)  |
| FCSS             | N/A  | N/A  | N/A  | N/A  | N/A  |
| DPLLAC/B         | N/A  | N/A  | N/A  | N/A  | N/A  |
|                  | PLLRCS[18:17]  | PLLRCS[18:17]  | PLLRCS[18:17]  | PLLRCS[18:17]  | PLLRCS[19]   |
|                  | SSCn Source Select<br>for PXP PLL  | Chipset<br>Configuration<br>(PCHCFG)   |
| PLLRCS           |  |  |  |  | Configuration  |
| PLLRCS           |  |  |  |  | Configuration<br>(PCHCFG)  PLLRCS[18:17] SSCn Source Select  |
| PLLEN            | FLLRCS[16:2] Chipset Configuration   | FLLRCS[16:2] Chipset Configuration   | for PXP PLL  PLLRCS[16:2] Chipset Configuration  | FLLRCS[16:2] Chipset Configuration   | Configuration (PCHCFG)  PLLRCS[18:17] SSCn Source Select for PXP PLL  PLLRCS[16:2] Chipset Configuration   |
|                  | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot  | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot  | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot  | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot  | Configuration (PCHCFG)  PLLRCS[18:17] SSCn Source Select for PXP PLL  PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot  |
|                  | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot be set  PLLEN[3:0] Chipset Configuration | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot be set  PLLEN[3:0] Chipset Configuration | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot be set  PLLEN[3:0] Chipset Configuration | PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot be set  PLLEN[3:0] Chipset Configuration | Configuration (PCHCFG)  PLLRCS[18:17] SSCn Source Select for PXP PLL  PLLRCS[16:2] Chipset Configuration (PCHCFG)  PLLEN[31] Chipset Strap (PCHHWSTRP) Note: this is a read only reg and cannot be set  PLLEN[3:0] Chipset Configuration |



Table B-20. PCH Clock output / ICC registers mapping - part A (Sheet 2 of 3)

| ICC<br>Registers | CLCKOUT_DMI                            | CLCKOUT_PEG (A)                        | CLCKOUT_PEG (B)                        | CLCKOUT_ITPXDP                         | CLCKOUT_SRC<br>[7:0]   |
|------------------|--|--|--|--|--|
| DIVEN            | DIVEN[4]<br>DIV3 Enable<br>(DIV3EN)  |
| DIVEN            | DIVEN[3]<br>DIV2-S Enable<br>(DIV2SEN)   |
| PM1              | N/A                                    | N/A                                    | N/A                                    | N/A                                    | N/A  |
| PM2              | N/A                                    | N/A                                    | N/A                                    | N/A                                    | N/A  |
| SEBP1            | N/A                                    | N/A                                    | N/A                                    | N/A                                    | N/A  |
| SEBP2            | N/A                                    | N/A                                    | N/A                                    | N/A                                    | N/A  |
| SSCCTL           | SSC2 Spread Mode<br>(SSC2_SprdMd)  |
| 330012           | SSC2 Enable, Active<br>Low (SSC2_EnB)  |
|                  |  |  |  |  | PMSRCCLK1[31:2<br>8]<br>CLKRQ# Select for<br>CLKOUT_SRC7<br>(CRQSELSRC7)<br>PMSRCCLK1[27:2<br>4]<br>CLKRQ# Select for<br>CLKOUT_SRC6<br>(CRQSELSRC6)<br>PMSRCCLK1[23:2 |
| PMSRCCLK1        | N/A                                    | N/A                                    | N/A                                    | N/A                                    | CLKRQ# Select for CLKQUT_SRC5 (CRQSELSRC5)  PMSRCCLK1[19:1 6] CLKRQ# Select for CLKQUT_SRC4 (CRQSELSRC4)   |
|                  |  |  |  |  | PMSRCCLK1[15:1<br>2]<br>CLKRQ# Select for<br>CLKOUT_SRC3<br>(CRQSELSRC3)   |
|                  |  |  |  |  | PMSRCCLK1[11:8]  CLKRQ# Select for CLKOUT_SRC2 (CRQSELSRC2)  |
|                  |  |  |  |  | PMSRCCLK1[7:4]<br>CLKRQ# Select for<br>CLKOUT_SRC1<br>(CRQSELSRC1)   |
|                  |  |  |  |  | PMSRCCLK1[3:0]<br>CLKRQ# Select for<br>CLKOUT_SRC0<br>(CRQSELSRC0)   |



Table B-20. PCH Clock output / ICC registers mapping - part A (Sheet 3 of 3)

| ICC<br>Registers | CLCKOUT_DMI   | CLCKOUT_PEG (A)   | CLCKOUT_PEG (B)   | CLCKOUT_ITPXDP  | CLCKOUT_SRC<br>[7:0]                                    |
|------------------|---|---|---|---|---|
|                  |   | PMSRCCLK2[24] CLKRQ# Control Enable for CLKOUT_PEG_A:   | PMSRCCLK2[25] CLKRQ# Control Enable for CLKOUT_PEG_B:   | PMSRCCLK2[26] CLKRQ# Control Enable for CLKOUT_ITPXDP:  |   |
| PMSRCCLK2        | N/A   | PMSRCCLK2[3:0]  | PMSRCCLK2[7:4]  | PMSRCCLK2[11:8  | N/A   |
|                  |   | CLKRQ# Select for<br>CLKOUT_PEG_A<br>(CRQSELPGEA):      | CLKRQ# Select for<br>CLKOUT_PEG_B<br>(CRQSELPGEB):      | CLKRQ# Select for CLKOUT_ITPXDP (CRQSELITPXDP)          |   |
| PI12BIASPA       | PI12BIASPARMS[  | PI12BIASPARMS[  | PI12BIASPARMS[  | PI12BIASPARMS[  |   |
| RMS              | 31:0]<br>Chipset<br>Configuration<br>(PCHCFG)           | 31:0]<br>Chipset<br>Configuration<br>(PCHCFG)           | 31:0]<br>Chipset<br>Configuration<br>(PCHCFG)           | 31:0]<br>Chipset<br>Configuration<br>(PCHCFG)           | N/A   |
|                  |   | No- C   | C Platform  |   |   |
| DIV2-S           | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] |
| SSC2PARMS        | SSC2PARMS<br>[31:0]                                     | SSC2PARMS<br>[31:0]                                     | SSC2PARMS<br>[31:0]                                     | SSC2PARMS<br>[31:0]                                     | SSC2PARMS<br>[31:0]                                     |
|                  | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    |
| SSC2OCPAR<br>MS  | SSC2OCPARMS<br>[31:0]                                   | SSC2OCPARMS<br>[31:0]                                   | SSC2OCPARMS<br>[31:0]                                   | SSC2OCPARMS<br>[31:0]                                   | SSC2OCPARMS<br>[31:0]                                   |
|                  | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    | Chipset<br>Configuration<br>(PCHCFG)                    |
|                  |   | ОС  | Platform  |   |   |
| DIV2-S           | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | N/A   |
| DIV3             | N/A   | N/A   | N/A   | N/A   | (DIV3) Clock Div Min[] Clock Div Max[] Clock Usage []   |
| SSC2PARMS        | SSC2PARMS [31:0] Chipset Configuration (PCHCFG)         | N/A   |
| SSC2OCPAR<br>MS  | SSC2OCPARMS [31:0] Chipset Configuration (PCHCFG)       | N/A   |

# B.3.21 PCH Clock output / ICC registers mapping - part B

The following table map each one of the PCH outputs with the ICC registers bit that is configurable in the FITc tool (ICC profile).



Table B-21. PCH Clock output / ICC registers mapping - part B (Sheet 1 of 5)

| ICC<br>Registers | CLCKOUT_PCI[4:0]                                       | CLCKOUT_DP_BCLK1                        | CLCKOUT_FLEX[3:0]  | SATA  |
|------------------|--|---|--|---|
|                  | CSS[16:12]<br>Chipset Configuration<br>(PCHCFG)        | CSS[9:3] Chipset Configuration (PCHCFG) | CSS[16:12] Chipset Configuration (PCHCFG)  | CSS[16:12]<br>Chipset Configuration<br>(PCHCFG)           |
| css              |  |   | CSS[11:10]<br>24MHz/48MHz clock<br>source select (24x48CSS)                                      |   |
|                  | CSS[2:0] PCI Clock Source Select (PCSS) (SSC2 or SSC3) |   | CSS[2:0] PCI Clock Source Select (PCSS) (SSC2 or SSC3) NOTE: Only when configured to PCI         |   |
| SSS              | SSS[20] DMI Port Clock Select (DMIPORTCS)              | N/A                                     | SSS[20]  DMI Port Clock Select (DMIPORTCS)  NOTE: Only when configured to PCI                    | SSS[20]  DMI Port Clock Select (DMIPORTCS)                |
|                  | N/A  | N/A                                     | FCSS[14:12] FLEXCLK3 Source Select (F3SS)  | N/A   |
|                  |  |   | FCSS[10:8]<br>FLEXCLK2 Source Select<br>(F2SS)   |   |
| FCSS             |  |   | FCSS[6:4]<br>FLEXCLK1 Source Select<br>(F1SS)  |   |
|                  |  |   | FCSS[2:0] FLEXCLKO Source Select (FOSS)  |   |
| DPLLAC/B         | N/A  | N/A                                     | DPLLAC[30] DPLLAC[26:24] DPLLBC[30] NOTE: DPLLAC and DPLLBC are accessible only through XML file | N/A   |
|                  | PLLRCS[19]   | PLLRCS[16:2]                            | PLLRCS[19]   | PLLRCS[19]  |
|                  | Chipset Configuration (PCHCFG)                         | Chipset Configuration (PCHCFG)          | Chipset Configuration (PCHCFG)   | Chipset Configuration (PCHCFG)                            |
| PLLRCS           | PLLRCS[18:17]<br>SSCn Source Select for<br>PXP PLL     |   | PLLRCS[18:17] SSCn Source Select for PXP PLL NOTE: Only when configured to PCI                   | PLLRCS[18:17]<br>SSCn Source Select for<br>PXP PLL (SATA) |
|                  | PLLRCS[16:2] Chipset Configuration (PCHCFG)            |   | PLLRCS[16:2] Chipset Configuration (PCHCFG)  | PLLRCS[16:2] Chipset Configuration (PCHCFG)               |
|                  |  |   |  | PLLRCS[1:0]<br>SATA PLL Reference<br>Select (SATARS)      |



Table B-21. PCH Clock output / ICC registers mapping - part B (Sheet 2 of 5)

| ICC<br>Registers | CLCKOUT_PCI[4:0]  | CLCKOUT_DP_BCLK1                                  | CLCKOUT_FLEX[3:0]   | SATA  |
|------------------|---|---|---|---|
|                  | PLLEN[31] Chipset Strap (PCHHWSTRP)                     | PLLEN[31] Chipset Strap (PCHHWSTRP)               | PLLEN[31] Chipset Strap (PCHHWSTRP)                             | PLLEN[31] Chipset Strap (PCHHWSTRP)             |
|                  | <b>Note:</b> this is a read only reg and cannot be set  | Note: this is a read only reg and cannot be set   | Note: this is a read only reg and cannot be set                 | Note: this is a read only reg and cannot be set |
|                  |   | PLLEN[10]<br>SSC4 Ownership<br>(SSC4OWN)          |   |   |
| PLLEN            |   | PLLEN[9] DPLLA/DPLLB/SSC1 Ownership (DPLLSSC1OWN) | PLLEN[9] DPLLA/DPLLB/SSC1 Ownership (DPLLSSC1OWN)               |   |
|                  |   |   | Note: only if 27-MHz output is required                         |   |
|                  | PLLEN[3:0] Chipset Configuration (PCHCFG)               | PLLEN[3:0] Chipset Configuration (PCHCFG)         | PLLEN[3:0] Chipset Configuration (PCHCFG)                       | PLLEN[3:0] Chipset Configuration (PCHCFG)       |
| OCKEN            | OCKEN[11:7] PCICLK 4:0 Output Clock Enable (PCI40OCKEN) | OCKEN[24] DP120 Output Clock Enable (DPOCKEN)     | OCKEN[3:0] FLEXCLK 3:0 Output Clock Enable (FLEX30OCKEN)        | N/A   |
| IBEN             |   | For FCIM configurati                              | on, use default values  | 1   |
|                  | DIVEN[4] DIV3 Enable (DIV3EN)                           | DIVEN[8] DIV7 Enable (DIV7EN)                     | DIVEN[10] 14.31818Mhz Fractional Divisor Enable (14FDEN)        | DIVEN[4] DIV3 Enable (DIV3EN)                   |
|                  |   |   | DIVEN[8] DIV7 Enable (DIV7EN)                                   |   |
|                  |   |   | DIVEN[7] DIV5 Stage 2 Enable (DIV5BEN)                          |   |
|                  |   | DIVEN[5] DIV4 Enable (DIV4EN)                     | DIVEN[6] DIV5 Stage 1 Enable (DIV5AEN)                          |   |
| DIVEN            |   |   | DIVEN[4] DIV3 Enable (DIV3EN) NOTE: Only when configured to PCI |   |
|                  | DIVEN[3]<br>DIV2-S Enable<br>(DIV2SEN)                  |   | DIVEN[3] DIV2-S Enable (DIV2SEN) NOTE: Only when                | DIVEN[3]<br>DIV2-S Enable<br>(DIV2SEN)          |
|                  |   |   | configured to PCI   |   |
|                  |   | DIVEN[1] DIV1-S Enable (DIV1SEN)                  | DIVEN[1] DIV1-S Enable (DIV1SEN)                                |   |
|                  |   | DIVEN[0] DIV1-NS Enable (DIV1NSEN)                | DIVEN[0] DIV1-NS Enable (DIV1NSEN)                              |   |



Table B-21. PCH Clock output / ICC registers mapping - part B (Sheet 3 of 5)

| ICC<br>Registers | CLCKOUT_PCI[4:0]                           | CLCKOUT_DP_BCLK1  | CLCKOUT_FLEX[3:0]  | SATA |  |
|------------------|--|---|--|------|--|
|                  |  | PM1[4] Dynamic SSC1 Shutdown Enable (SSC1DSEN)                | PM1[4] Dynamic SSC1 Shutdown Enable (SSC1DSEN)                               |      |  |
|                  |  | PM1[3:2] Dynamic SSC4 and DIV4 Shutdown Enable (SSC4DIV4DSEN) |  |      |  |
| PM1              | N/A  | PM1[1] Dynamic DIV1-NS Shutdown Enable (DIV1NSDSEN)           |  | N/A  |  |
|                  |  | PM1[0] Dynamic DIV1-S Shutdown Enable (DIV1SDSEN)             | PM1[0] Dynamic DIV1-S Shutdown Enable (DIV1SDSEN)                            |      |  |
| PM2              | PM2[4:0] CLKRUN Control Enable (CLKRUNCEN) | N/A   | PM2[8:5] CLKRUN Control Enable for PCI 33 Mhz on CLKOUTFLEX (CLKRUNCEN_FLEX) | N/A  |  |
|                  | N/A  |   | SEBP1[15:13]<br>FLEXCLK3 Slew Rate<br>Control (F3SLC)                        |      |  |
|                  |  |   | SEBP[12]<br>FLEXCLK3 Single/Double<br>Load Series Resistance<br>(F3SDLSR)    |      |  |
|                  |  |   | SEBP1[11:9]<br>FLEXCLK2 Slew Rate<br>Control (F2SLC)                         |      |  |
| SEBP1            |  |   | SEBP1[8]<br>FLEXCLK2 Single/Double<br>Load Series Resistance<br>(F2SDLSR)    | N/A  |  |
| SEBFI            |  | N/A   | SEBP1[7:5]<br>FLEXCLK1 Slew Rate<br>Control (F1SLC                           | N/A  |  |
|                  |  |   | SEBP1[4]<br>FLEXCLK1 Single/Double<br>Load Series Resistance<br>(F1SDLSR)    |      |  |
|                  |  |   | SEBP1[3:1]<br>FLEXCLKO Slew Rate<br>Control (F2SLC)                          |      |  |
|                  |  |   | SEBP1[0] FLEXCLKO Single/Double Load Series Resistance (FOSDLSR)             |      |  |



Table B-21. PCH Clock output / ICC registers mapping - part B (Sheet 4 of 5)

| ICC<br>Registers  | CLCKOUT_PCI[4:0]  | CLCKOUT_DP_BCLK1                                    | CLCKOUT_FLEX[3:0]                               | SATA |  |
|-------------------|---|---|---|------|--|
|                   | SEBP2[19:17]<br>PCI4 Slew Rate Control<br>(PCI3SLC)             |   |   |      |  |
|                   | SEBP2[16] PCI4 Single/Double Load Series Resistance (PCI4SDLSR) |   |   |      |  |
|                   | SEBP2[15:13] PCI3 Slew Rate Control (PCI3SLC)                   |   |   |      |  |
|                   | SEBP2[12] PCI3 Single/Double Load Series Resistance (PCI3SDLSR) |   |   |      |  |
|                   | SEBP2[11:9] PCI2 Slew Rate Control (PCI2SLC)                    |   |   |      |  |
| SEBP2             | SEBP2[8] PC12 Single/Double Load Series Resistance (PC12SDLSR)  | N/A   | N/A   | N/A  |  |
|                   | SEBP2[7:5] PCI1 Slew Rate Control (PCI1SLC)                     |   |   |      |  |
|                   | SEBP2[4] PC11 Single/Double Load Series Resistance (PC11SDLSR)  |   |   |      |  |
|                   | SEBP2[3:1] PCIO Slew Rate Control (PCIOSLC)                     |   |   |      |  |
|                   | SEBP2[0] PCIO Single/Double Load Series Resistance (PCIOSDLSR)  |   |   |      |  |
|                   | SSCCTL[18:17]<br>SSC3 Spread Mode<br>SSC3_SprdMd)               | SSCCTL[26:25]<br>SSC4 Spread Mode<br>SSC4_SprdMd    | SSCCTL[2:1]<br>SSC1 Spread Mode<br>SSC1_SprdMd) |      |  |
| SSCCTL            | SSCCTL[16]<br>SSC3 Enable, Active Low<br>(SSC3_EnB)             | SSCCTL[24]<br>SSC4 Enable, Active Low<br>(SSC4_EnB) |   |      |  |
| 33001L            | SSCCTL[10:9]<br>SSC2 Spread Mode<br>(SSC2_SprdMd)               | SSCCTL[2:1]<br>SSC1 Spread Mode<br>SSC1_SprdMd)     | SSC1 Enable, Active Low<br>(SSC1_EnB)           | N/A  |  |
|                   | SSCCTL[8]<br>SSC2 Enable, Active Low<br>(SSC2_EnB)              | SSC1 Enable, Active Low<br>(SSC1_EnB)               |   |      |  |
| PMSRCCLK1         | N/A   | N/A   | N/A   | N/A  |  |
| PMSRCCLK2         | N/A   | N/A   | N/A   | N/A  |  |
| PI12BIASPA<br>RMS | N/A   | N/A   | N/A   | N/A  |  |
|                   |   | No- OC Platform                                     | 1   |      |  |



Table B-21. PCH Clock output / ICC registers mapping - part B (Sheet 5 of 5)

| ICC<br>Registers | CLCKOUT_PCI[4:0]  | CLCKOUT_DP_BCLK1 | CLCKOUT_FLEX[3:0]  | SATA  |
|------------------|---|------------------|--|---|
| DIV2-S           | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] | N/A              | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] NOTE: Only when configured to PC | (DIV2-S) Clock Div Min[] Clock Div Max[] Clock Usage [] |
| SSC2PARMS        | SSC2PARMS [31:0]<br>Chipset Configuration<br>(PCHCFG)   | N/A              | SSC2PARMS [31:0] Chipset Configuration (PCHCFG) NOTE: Only when configured to PC         | SSC2PARMS [31:0]<br>Chipset Configuration<br>(PCHCFG)   |
| SSC2OCPAR<br>MS  | SSC2OCPARMS [31:0]<br>Chipset Configuration<br>(PCHCFG) | N/A              | SSC2OCPARMS [31:0] Chipset Configuration (PCHCFG) NOTE: Only when configured to PC       | SSC2OCPARMS [31:0]<br>Chipset Configuration<br>(PCHCFG) |
|                  |   | OC Platform      |  |   |
| DIV2-S           | N/A   | N/A              | N/A  | N/A   |
| DIV3             | (DIV3) Clock Div Min[] Clock Div Max[] Clock Usage []   | N/A              | (DIV3) Clock Div Min[] Clock Div Max[] Clock Usage [] NOTE: Only when configured to PC   | (DIV3) Clock Div Min[] Clock Div Max[] Clock Usage []   |
| SSC2PARMS        | N/A   | N/A              | N/A  | N/A   |
| SSC2OCPAR<br>MS  | N/A   | N/A              | N/A  | N/A   |

# **B.3.22** ICC SKU Support Matrix

The following table describes features, clock range (maximum and minimum), spread mode supported by  $Intel^{@}$  7 Series/C216 Chipset Family PCH SKU. The ICC SKU is divided into 3 categories; Basic, enhanced, and Extreme.

Table B-22. ICC SKU Matrix

| PCH SKU | Basic | Enhanced | Extreme |
|---------|-------|----------|---------|
| Q77     |       | х        |         |
| Q75     |       | х        |         |
| B75     | Х     |          |         |
| H77     |       | х        |         |
| Z77     |       |          | x       |
| Z75     |       |          | x       |
| H71     | Х     |          |         |
| QM77    |       |          | x       |
| QS77    |       |          | x       |
| UM77    |       |          | x       |
| HM77    |       |          | Х       |



Table B-22. ICC SKU Matrix

| PCH SKU                   | Basic  | Enhanced  | Extreme   |
|---------------------------|--|---|---|
| HM76                      | х  |   |   |
| HM75                      | х  |   |   |
| HM70                      | х  |   |   |
| C216                      | х  |   |   |
| Features<br>Supported     | Display Clock Bending  | Display Clock Bending<br>Adaptive Clocking (Wimax Friendly<br>Clocking)   | Display Clock Bending<br>Adaptive Clocking (Wimax Friendly<br>Clocking)<br>CPU BCLK Overclocking                                    |
| Clock Range<br>Supported  | 1. SSC2 (DIV2-S) [ Min - Max ] = 100 MHz (0xC00) 2. SSC3 (DIV3) = Locked | 1. SSC2 (DIV2-S) [ Min - Max ] = 99.5463-100 MHz (0xC0E - 0xC00) 2. SSC3 (DIV3) [ Min - Max ] = 99.5463-100 MHz (0xC0E - 0xC00) | 1. SSC2 (DIV2-S) [ Min - Max ] = 99.5463-800 ** MHz ( 0xC0E - 0x180) 2. SSC3 (DIV3) [ Min - Max ] = 99.5463-100 MHz (0xC0E - 0xC00) |
| Spread Mode<br>Supported  | SSC1-3 = Down<br>SSC4 = Down , Center                                    | SSC1-3 = Down<br>SSC4 = Down , Center   | SSC2 = Down, Center * SSC1, SSC3 = Down SSC4 = Down, Center   |
| Max Spread<br>% supported | Intel® 7 Series/C216 Chipset Family                                      | / PCH HW support Max Spread % for   | SSC1-3 = 0.5% and SSC4 = 2.5%   |

Min = Clock Div Max (minimum allowed frequency)

Max = Clock Div Min (maximum allowed frequency)

\* Center spread is only allow when platform is configured for overclocking configuration, where all non-overclockable clocks (PCI, PCIe, etc..) are routed to SSC3 source.

Note that enabling center spread will add a small overclocking to the nominal frequency. This places the platform in an unsupported configuration and/or operational state and can result in platform instability, physical damage, and data loss. These margins are not guaranteed or supported.

\*\* Intel®ME firmware ensure that if ME clock is on SSC2, then SSC2 frequency cannot be exceed 100MHz and it will also disable center spread support.

Note:

By default, all the SSC blocks are configured to generate a spread spectrum of 0.5% down spread mode.

§ §