

# Gemini Lake SoC SPI and Signed Master Image Profile (SMIP)

**Programming Guide** 

December 2017 Revision 1.21 Intel Confidential

Document Number: 571036



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor\_number.

The original equipment manufacturer must provide TPM functionality, which requires a TPM-supported BIOS. TPM functionality must be initialized and may not be available in all countries.

Intel, Core and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2017, Intel Corporation. All Rights Reserved.



# **Contents**

1	1.1 1.2	Overvie Termin	ew ology		10 11
	1.3	Refere	nce Docun	nents	12
2	Gemi			ash Architecture	
	2.1				
	2.2	Serial F	-lash Disc	overable Parameter (SFDP)	13
	2.3	SPI Fas	st Read		13
	2.4	Intel®	Trusted P	atform Module (Intel <sup>®</sup> TPM) on SPI Bus	13
	2.5	Boot Fl	ow for GL	K SOC	13
	2.6	Flash R	Regions		14
		2.6.1	Flash Re	gion Layout	14
		2.6.2		gion Sizes	
	2.7	Hardwa	are Seque	_ ncing	15
3	Gemi	ni Lake	- SPI FI	ash Compatibility Requirement	16
5	3.1			C SPI Flash Requirements	
	5.1	3.1.1		Requirements	
		3.1.1		0 (Opcode 9Fh)	
		3.1.2		Page Write Usage Model	
		3.1.3		e Sequencing Requirements	
	3.2			and DC Electrical Compatibility Guidelines	
4	Flash		•		
	4.1			Content	
		4.1.1		or Signature and Map	21
			4.1.1.1	FLVALSIG - Flash Valid Signature	
				(Flash Descriptor Records)	21
			4.1.1.2	FLMAPO - Flash Map O Register (Flash Descriptor Records)	21
			4.1.1.3		
			4.1.1.5	(Flash Descriptor Records)	22
			4.1.1.4	FLMAP2—Flash Map 2 Register	
				(Flash Descriptor Records)	22
		4.1.2	Flash De	scriptor Component Section	
			4.1.2.1	FLCOMP—Flash Components Register	
				(Flash Descriptor Records)	23
			4.1.2.2	FLILL—Flash Invalid Instructions Register	
				(Flash Descriptor Records)	26
			4.1.2.3	FLILL1—Flash Invalid Instructions Register (Flash Descriptor Records)	24
		110			
		4.1.3		scriptor Region Section FLREG0—Flash Region 0 (Flash Descriptor) Register	
			4.1.3.1	(Flash Descriptor Records)	
			4.1.3.2	FLREG1—Flash Region 1 (IFWI) Register	20
			1.1.0.2	(Flash Descriptor Records)	
			4.1.3.3	FLREG2—Flash Region 2 (Intel <sup>®</sup> TXE) Register	
				(Flash Descriptor Records)	28
			4.1.3.4	FLREG4—Flash Region 4 (Platform Data Region) Register	
				(Flash Descriptor Records)	29
			4.1.3.5	FLREG5—Flash Region 5 (Device Expansion) Register	
				(Flash Descriptor Records)	29



		4.1.3.6	FLREG8—Flash Region 8 (Embedded Controller - EC) Register (Flash Descriptor Records)	29
	4.1.4	Flash De	escriptor Master Section	
		4.1.4.1	•	
			FLMSTR2—Flash Master 2 (Intel <sup>®</sup> TXE)	
		4.1.4.3	FLMSTR5—Flash Master 5 (EC)	31
	4.1.5		ftstraps	
	4.1.6		or Upper Map Section	
		4.1.6.1	FLUMAP1—Flash Upper Map 1	
			(Flash Descriptor Records)	31
	4.1.7	Intel <sup>®</sup> T	XE Vendor Specific Component Capabilities Table	31
		4.1.7.1		
			(Flash Descriptor Records)	32
		4.1.7.2	VSCC0—Vendor Specific Component Capabilities 0	
		4 4 7 0	(Flash Descriptor Records)	33
		4.1.7.3	JIDn—JEDEC-ID Register n (Flash Descriptor Records)	22
		4.1.7.4		
		4.1.7.4	(Flash Descriptor Records)	33
4.2	OFM S	ection		
4.3			Control	
	4.3.1		commended Permissions for Region Access	
	4.3.2		ng Region Access	
4.4	Intel®		dor-Specific Component Capabilities (Intel <sup>®</sup> TXE VSCC) Table	
	4.4.1		Set a VSCC Entry in Intel <sup>®</sup> TXE VSCC Table for Gemini Lake Platfor	
	4.4.2		XE VSCC Table Settings for Gemini Lake Systems	
Seria	al Flash	Discover	rable Parameter (SFDP)	
5.1				
5.2			rameter Opcode and Flash Cycle	
5.3	Parameter Table Supported on SOC			
5.4			Specification	
BIOS			for SPI Flash Access	
6.1			lash Device Protection for Gemini Lake Platform	
6.2			sh via Status Register	
6.3			ange Register Recommendations	
6.4			ons for Flash Configuration Lockdown and Vendor Component Lock	
0.4	6.4.1		onfiguration Lockdown	
			Component Lock	
6.5			ecific Component Control Registers (VSCC)	
6.6			ster Settings	
		-	-	
			or Debug/Flash Burning Purposes	
7.1	Intel®	I XE Disak	ble /Programming Intel <sup>®</sup> TXE FW	47
	7.1.1	Erasing/	Programming Intel <sup>®</sup> TXE FW	47
Reco				
Flast	mmend	lations fo	or SPI Flash Programming in Manufacturing Environments	48
9.1	n Descri	ptor SOC	C Configuration	49
9.1	n <b>Descri</b> SOC De	i <b>ptor SOC</b> escriptor I	C Configuration Record 0 (Flash Descriptor Records)	49 49
	n Descri SOC De SOC De	<b>ptor SOC</b> escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records)	49 49 49
9.1 9.2	n Descri SOC D SOC D SOC D	escriptor I escriptor I escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records) Record 2 (Flash Descriptor Records)	49 49 50
9.1 9.2 9.3	n Descri SOC De SOC De SOC De SOC De	escriptor I escriptor I escriptor I escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records) Record 2 (Flash Descriptor Records) Record 3 (Flash Descriptor Records)	49 49 50 53
9.1 9.2 9.3 9.4	n Descri SOC De SOC De SOC De SOC De SOC De	iptor SOC escriptor I escriptor I escriptor I escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records) Record 2 (Flash Descriptor Records) Record 3 (Flash Descriptor Records) Record 4 (Flash Descriptor Records)	49 49 50 53 54
9.1 9.2 9.3 9.4 9.5	N Descri SOC D SOC D SOC D SOC D SOC D SOC D	iptor SOC escriptor I escriptor I escriptor I escriptor I escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records) Record 2 (Flash Descriptor Records) Record 3 (Flash Descriptor Records)	49 49 50 53 54 55
9.1 9.2 9.3 9.4 9.5 9.6	N Descri SOC DA SOC DA SOC DA SOC DA SOC DA SOC DA SOC DA	escriptor I escriptor I escriptor I escriptor I escriptor I escriptor I escriptor I	C Configuration Record 0 (Flash Descriptor Records) Record 1 (Flash Descriptor Records) Record 2 (Flash Descriptor Records) Record 3 (Flash Descriptor Records) Record 4 (Flash Descriptor Records) Record 5 (Flash Descriptor Records)	49 49 50 53 54 55 56

5

6

7

8 9



	9.9 9.10 9.11 9.12 9.13 9.14 9.15 9.16 9.17 9.18 9.19	SOC Descriptor Record 8 (Flash Descriptor Records) SOC Descriptor Record 8a (Flash Descriptor Records) SOC Descriptor Record 9 (Flash Descriptor Records) SOC Descriptor Record 10 (Flash Descriptor Records) SOC Descriptor Record 11 (Flash Descriptor Records) SOC Descriptor Record 12a (Flash Descriptor Records) SOC Descriptor Record 12b (Flash Descriptor Records) SOC Descriptor Record 12b (Flash Descriptor Records) SOC Descriptor Record 13 (Flash Descriptor Records) SOC Descriptor Record 13a (Flash Descriptor Records) SOC Descriptor Record 13a (Flash Descriptor Records) SOC Descriptor Record 13b (Flash Descriptor Records) SOC Descriptor Record 14 (Flash Descriptor Records)	59 59 60 60 61 61 61 61 61
10	10.1	SOC Descriptor Record 15 (Flash Descriptor Records) ed Master Image Profile (SMIP) Overview	63 63
	10.2	SMIP Tools	
11		ni Lake TXE SMIP Configurations	
	11.1	OEM TXE SMIP (GLK)	
		11.1.1 USB DnX (Descriptor) of TXE SMIP	
		11.1.2 Soft Strap Section of TXE SMIP	
		11.1.2.1 Soft Strap Section for Gemini Lake Platform (GLK A0)	
		11.1.3 TPM Configuration and Boot Guard OEM Policy of TXE SMIP	
12	Gemi	ni Lake Platform SMIP Configurations	
	12.1	Gemini Lake Platform SMIP Configurations (GLK A0)	
		12.1.1 Mod-Phy Lane Configuration Dependency with TXE SMIP	
		12.1.2 Mod-Phy Lane 2	
		12.1.3 Mod-Phy Lane 3	
		12.1.4 Mod-Phy Lane 4	
		12.1.5 Mod-Phy Lane 8	
		12.1.7 RESETBUTTON_DEBOUNCE_DIS	
		12.1.7 RESETBOTTON_DEBOONCE_DIS	
		12.1.9 SOIX_VR_RAMP_TIMER	
		12.1.10LJ1PLL_RW_CONTROL_1_DEFAULT	87
		12.1.11LJ1PLL_RW_CONTROL_2_DEFAULT	87
		12.1.12LJ1PLL_RW_CONTROL_3_DEFAULT	88
		12.1.13LJ1PLL_RW_CONTROL_5_DEFAULT	
		12.1.14LCPLL_RW_CONTROL_1_DEFAULT	
		12.1.15LCPLL_RW_CONTROL_2_DEFAULT	
		12.1.16LJ1PLL_RW_CONTROL_2_DEFAULT_2000	
		12.1.17LJ1PLL_RW_CONTROL_5_DEFAULT_2000	90
		12.1.18MISC_PMC_ENABLE	90
		12.1.19PMIC/VR Configuration PMIC/VR Configuration	
		12.1.20IASecureRdWrInValidAddrRange[0] to [12]	
		12.1.21 IAInsecureRdWrInValidAddrRange[0] to [14] 12.1.22 IAI2CVRRdWrInValidAddrRange[0]	
		12.1.23 InsecureWrRegBitMskAddr[0] to [1]	
		12.1.24 SecureWrRegBitMskAddr[0]	
		12.1.25I2C_VR_COMMON_CONFIG.	
		12.1.26BASIC_CONFIG	



# **Figures**

2-1 SPI Flash Regions Layout	14
4-1 Flash Descriptor (GLK SOC)	19
5-1 SFDP Read Instruction Sequence	
10-1SMIP Image Creation	64
10-2SMIP Image Verification during platform bring up	64

#### **Tables**

4-1	Region Definition Template	.27
4-2	Region Entries in Descriptor	.27
4-3	Flash Master Template	. 30
4-4	Region Access Control Table Options	.34
	Recommended Read/Write Settings for Platforms	
4-6	Jidn - JEDEC ID Portion of Intel <sup>®</sup> TXE VSCC Table	.35
4-7	Vsccn - Vendor-Specific Component Capabilities Portion of the Gemini Lake SOC Platforms	36
6-1	VSCC0 - Vendor-Specific Component Capabilities Register for SPI Component 0	.42
6-2	VSCC1 - Vendor Specific Component Capabilities Register for SPI Component 1	.44
6-3	Description of How WSR and WEWS is Used	.45
10-1	ISMIP Descriptor Table	.63



# **Revision History**

Document Revis Number Num	Description	Revision Date
571036 0.	<ul> <li>Initial Release for GLK SPI &amp; SMIP Programming Guide</li> <li>Changed naming reference from "Apollo Lake" to "Gemini Lake"</li> <li>Changed naming reference from "APL" to "GLK"</li> <li>Adjusted Introduction chapter wording</li> <li>Updated Section 9.3 setting the following bits to reserved         <ul> <li>Bit 0: DORE (Dual Output Read Enable)</li> <li>Bit 2: DORE (Quad Output Read Enable)</li> <li>Bit 2: CORE (Quad Output Read Enable)</li> <li>Bit 3: QIORE (Quad VIO Read Enable)</li> <li>Updated USBx Straps (Record 9) to be at offset 0x028 for GLK instead of 0x024 in APL (Matched update for Section 9.11)</li> <li>Updated USBx Straps (Record 10) to be at offset 0x026 for GLK instead of 0x028 in APL (Matched update for Section 9.12)</li> <li>Updated FLA Straps (Record 11) to be at offset 0x030 for GLK instead of 0x026 in APL (Matched update for Section 9.12)</li> <li>Updated PCIe (x4 Controller) Straps (Record 12a) to be at offset 0x034 for GLK instead of 0x038 in APL (Matched update for Section 9.14)</li> <li>Updated PCIe (x4 Controller) Straps (Record 12b) to be at offset 0x032 for GLK instead of 0x044 in APL (Matched update for Section 9.16)</li> <li>Updated Straps (Record 13) to be at offset 0x035 for GLK instead of 0x044 in APL (Matched update for Section 9.19)</li> <li>Updated IPC SPI Straps (Record 13b) to be at offset 0x036 for GLK instead of 0x044 in APL (Matched update for Section 9.10)</li> <li>Updated IPC SPI Straps (Record 13b) to be at offset 0x058 for GLK instead of 0x044 in APL (Matched update for Section 9.10)</li> <li>Updated IPC SPI Straps (Record 13b) to be at offset 0x058 for GLK instead of 0x044 in APL (Matched update for Section 9.10)</li></ul></li></ul>	June 20,2016



Document Number	Revision Number	Description	Revision Date
		<ul> <li>Updated FLCOMP Section 4.1.2         <ul> <li>Updated bits 19:17 for usage of ec_max_freq</li> <li>Marked bits 7:4 and 3:0 as reserved</li> <li>Added ec_max_io_mode strap in bits 11:10</li> </ul> </li> <li>Added new SPI/eSPI straps:         <ul> <li>Section 9.3 Updates:</li> <li>Added new strap @ bits 31:30 for "SPI Resume to Suspend Ceiling"</li> </ul> </li> </ul>	
571036	0.53	<ul> <li>Added new strap @ bit 28 for "SPI Suspend Resume Disable"</li> <li>Added new strap @ bits 27:25 for "SPI Resume HOld off Delay tRHD"</li> <li>Added new strap @ bit 10 for "SPI Enable Delay before RPMC busy poll"</li> <li>Updated default of reserved bit 7 from 1'h0 to 1'h1.</li> <li>Section 9.6 Updates:</li> <li>Added new strap @ bit 8 for "CRC Check for EC"</li> </ul>	July 24, 1016
		<ul> <li>Added new strap @ bit 2 for "EC Boot Load"</li> <li>Updated default of bit 6 from 1'h1 to 1'h0</li> <li>Section 9.7 Updates:</li> <li>Added new strap @ bit 22 fro "eSPI bus low frequency (div-by-8) mode"</li> </ul>	
571036	0.55	<ul> <li>Updated Section 11.1.2.1.17 GPIO North Fuse Straps (Record 13a)</li> <li>Updated default of bit 16 from 1'h0 to 1'h1</li> <li>Updated default of bit 17 from 1'h0 to 1'h1</li> <li>Updated default of bit 19 from 1'h0 to 1'h1</li> <li>Updated default of bit 23 from 1'h0 to 1'h1</li> <li>Updated defaults of bit 26 to 32 from 1'h1 to 1'h0</li> <li>Updated defaults of bit 40 from 1'h0 to 1'h1</li> <li>Updated defaults of bit 46 from 1'h0 to 1'h1</li> <li>Updated defaults of bit 46 from 1'h0 to 1'h1</li> <li>Updated defaults of Section 12.1.3) default from 0x1 to 0x0 to make USB3 default</li> </ul>	September 9, 2016
571036	0.56	<ul> <li>Updated Section 9.7 bit 22 default of espi_freq_divby8 from 1'h0 to 1'h1</li> <li>Updated section Section 11.1.2.1.17 GPIO North Fuse Straps (Record 13a):</li> <li>Updated defaults of bit 33 &amp; 34 from 1'h1 to 1'h0</li> </ul>	September 9, 2016
571036	0.6	<ul> <li>Updated Section 4.1.1.3 FLMAP1 - Flash Map 1 Register (Flash Descriptor Records) bits 31:24 "SoC Strap Length" from 13h to 17h</li> <li>Updated Intro section Overview</li> <li>Added Region 8 for "Embedded Controller EC" in Section 2.6 Flash Regions</li> <li>Added Master Section in Section 4.3 &amp; Section 4.3.1 for EC</li> <li>Added new FLMSTR5 for EC in Section 4.1.4.3</li> <li>Added rew FLREG8 entry in Table 4-2 Region Entries in Descriptor</li> <li>Added new Master Access permissions master and permission definition for EC region 8 in Table 4-5</li> <li>Updated section Section 4.3.2, Section 7.1, Section 7.1.1, Section 8 to align with GLK FDO GPIO_42 instead of APL GPIO_118</li> <li>Corrected typo in Section 9.5 of bit 31 default from 31'h0 to 1'h0</li> <li>Removed UFS boot IFP emulation from Section 9.8, bit 5 and marked as reserved.</li> <li>Removed footnote in Section 11.1.1 that stated DnX timeout was only for eMMC boot which isn't true. DnX timeout is also POR for SPI when pushing tokens.</li> </ul>	September 12, 2016



Document Number	Revision Number	Description	Revision Date
571036	0.6	<ul> <li>Punit Strap Section 11.1.2.1.1 updates:         <ul> <li>Marked "Rail 3 SVID ID" bits 19:16 as reserved &amp; updated default from 4'h6 to 4'h0 (Rail 3 doesn't apply to APL nor GLK)</li> <li>Marked "Rail 3 Alert Polling Enable" bit 15 as reserved &amp; updated default from 1'h1 to 1'h0 (Rail 3 doesn't apply to APL nor GLK)</li> <li>Marked "Rail 2 SVID ID" bits 14:11 as reserved &amp; updated default from 4'h2 to 4'h0 (Rail 2 doesn't apply to APL nor GLK)</li> <li>Marked "Rail 2 Alert Polling Enable" bit 10 as reserved &amp; updated default from 1'h1 to 1'h0 (Rail 2 doesn't apply to APL nor GLK)</li> <li>Marked "Rail 2 Alert Polling Enable" bit 10 as reserved &amp; updated default from 1'h1 to 1'h0 (Rail 2 doesn't apply to APL nor GLK)</li> <li>"Rail 1 SVID ID" - bit 9:6: updated default from 4'h2 to 4'h0 and removed Whiskey Cove PMIC option</li> <li>"Rail 1 Alert Polling Enable" - bit 5: updated default from 1'h1 to 1'h0 and removed Whiskey Cove PMIC option</li> <li>"Rail 0 SVID ID" - bit 4:1: updated default from 4'h5 to 4'h0 and removed Whiskey Cove PMIC option</li> <li>"Rail 0 Alert Polling Enable" - bit 0: updated default from 1'h1 to 1'h0 and removed Whisky Cove PMIC option</li> <li>Updated "OEM TXE SMIP" layout in Section 11.1 and Section 11.1.3 following SMIP Consolidation RCR 1208527303 (to remove 5K hole). Offset of TPM Configuration and Boot Guard OEM Policy of TXE SMIP changed from 0x16C0 to 0xC8</li> </ul> </li> <li>Chapter 12 updates:         <ul> <li>Removed Mod-PhyLane0 and 1 from dependency table in Section 12.1.1</li> <li>Updated Section 12.1.21 with correct I2C PMIC models. Updated "RT DS5074A" to "RT DS5077" and "Rohm BD2670MVW" to "Rohm BD2671MVW".</li> </ul> </li> </ul>	September 12, 2016
571036	0.61	<ul> <li>FLCOMP-Flash Components Register Section 4.1.2.1 FLCOMP—Flash Components Register (Flash Descriptor Records) updates:         <ul> <li>Updated "ec_max_freq" bits 19:17 default from 3'h0 to 3'h4</li> <li>Updated "Read ID and Read Status Clock Frequency" from 3'h2 to 3'h1</li> <li>Updated "Write and Erase Clock Frequency" from 3'h2 to 3'h1</li> <li>Updated "Fast Read Clock Frequency" from 3'h2 to 3'h1</li> </ul> </li> </ul>	January 29, 2017
571036	0.65	<ul> <li>SoC Descriptor Record 2 (Flash Descriptor Records) Section 9.3 SOC Descriptor Record 2 (Flash Descriptor Records) updates:         <ul> <li>Updated "SPI Suspend Resume Disable" bits 28 default from 1'h0 to 1'h1</li> <li>LJ1PLL_RW_CONTROL_5_DEFAULT_2000 Section 12.1.17 LJ1PLL_RW_CONTROL_5_DEFAULT_2000 updates:</li> <li>Corrected "SMIP Offset" from 0x0024 to 0x0034</li> </ul> </li> <li>Added Section 12.1.18 MISC_PMC_ENABLE at offset 0x0168</li> </ul>	January 29, 2017
571036	0.70	<ul> <li>FLCOMP-Flash Components Register Section 4.1.2.1 FLCOMP—Flash Components Register (Flash Descriptor Records) updates:         <ul> <li>Updated "Quad I/O Read Enable (QIORE)" bits 15 default from 1'h0 to 1'h1</li> </ul> </li> <li>Removed requirements stating GLK supports 2 SPI flash devices from Gemini Lake SOC SPI Flash Requirements Section 3.1 Gemini Lake SOC SPI Flash Requirements.</li> <li>Region Access Control Section 4.3 Region Access Control, Table 4-4 Region Access Control Table Options updates:         <ul> <li>Changed Descriptor (0) permission to EC from "Not Accessible" to "Read Only".</li> <li>Changed EC - Embedded Controller - Optional (8) permission to TXE from "Read/Write" to "Not Accessible".</li> </ul> </li> </ul>	January 30, 2017
571036	0.75	<ul> <li>Updated Table 4-5 - Updated EC recommended Read/Write settings.</li> <li>Corrected Section 12.1.25 I2C_VR_COMMON_CONFIG- I2C Speed mode is set to visible in FIT tool.</li> <li>Added new Section 12.1.26 BASIC_CONFIG</li> </ul>	April 2, 2017
571036	0.80	<ul> <li>Updated Section 11.1.2.1.17 GPIO North Fuse Straps (Record 13a)</li> <li>Updated default of bit 30 from 1'h0 to 1'h1</li> <li>Updated default of bit 31 from 1'h0 to 1'h1</li> <li>Updated default of bit 32 from 1'h0 to 1'h1</li> </ul>	April 25, 2017
571036	0.81	<ul> <li>Updated Section 12.1.25 I2C_VR_COMMON_CONFIG SMIP Offset from 0x380 to 0x3F0</li> <li>Updated Section 12.1.26 BASIC_CONFIG SMIP Offset from 0x38c to 0x3F8</li> </ul>	May 3, 2017



Document Number	Revision Number	Description	Revision Date
571036	0.82	<ul> <li>Updated both I2C parameters under Section 12.1.25 I2C_VR_COMMON_CONFIG FIT visibility to Not visible.</li> <li>Changed default value for I2C_SPEED_MODE from 0:STANDARD to 2:FAST_PLUS in section Section 12.1.25 I2C_VR_COMMON_CONFIG.</li> </ul>	June 7, 2017
571036	1.0	Changed default value of "EC boot load" under Section 9.6 SOC Descriptor Record 5 (Flash Descriptor Records) from "1'h1" to "1'h0"	August 20, 2017
571036	1.1	<ul> <li>Updated the available number of ports for SATA over Mod-PHY lanes under Section 11.1.2.1.16 SATA Straps (Record 13) from 8 available ports to 2. Ports 2 - 7 are not seen in FIT anymore.</li> </ul>	September 18, 2017
571036	1.2	• Updated Table 4-5 - Corrected EC recommended Read/Write settings.	November 15, 2017
571036	1.21	Updated Table 4-5 - Clarified BIOS optional R/W access to EC and added EC new optional value with R access to BIOS.	December 7, 2017

§§



# **1** Introduction

# 1.1 Overview

This document is intended for OEMs and software vendors to clarify various aspects of programming the SPI flash and eMMC as well as SMIP on Gemini Lakes as mIA based platform. The current scope of this document is for Intel<sup>®</sup> microarchitecture code name Gemini Lake only for SPI and eMMC based platforms.

SMIP (Signed Master Image Profile) is a 16KB OEM signed critical sub-partition in the IFWI Image used for platform-specific data that firmware and software may find necessary in generating specific platform behavior.

SMIP is functionally similar to SPI soft straps. SPI Soft straps were only writeprotected. SMIP is signature protected providing a common mechanism for all FW storage media.

*Note:* SPI storage media is still required to carry descriptor settings relevant to SPI access. Currently, SMIP architecture supports configuration settings for TXE, PMC, and IAFW.

SMIP starts with SMIP Descriptor Table (SDT), which describes the size and offset of each of these blocks. The SMIP referred to as OEM SMIP, as it is configurable by OEMs using FIT Tool.

FIT tool will support SMIP input for various components through its GUI. OEMs can customize the SMIP settings and generate updated IFWI as required. Refer Chapter 10, "Signed Master Image Profile (SMIP)" and Chapter 12, "Gemini Lake Platform SMIP Configurations" for more details on SMIP layout and FIT support.

There will be differences in configuration recommendations for SMIP per platform. While SMIP layout will be the same for GLK SPI boot and GLK eMMC boot, configuration differences will apply. SPI related configurations only apply to GLK SPI boot, but all the rest of SMIP configurations apply to both platforms for SPI and eMMC. Separate sections and special notes will be in this document for platform specific recommendations.

The **OEM SMIP** sub-partition (*SMIP* = *Signed Master Image Profile*) contains OEMsigned configuration parameters for the platform. The sub-partition contains the following:

- A directory
- A partition manifest
- An SMIP structure, with a signed manifest

Here's an outline of the chapters to follow:

Chapter 2, "Gemini Lake - SPI Flash Architecture"

• Overview of SPI flash, Descriptor, Flash Layout, compatible SPI flash.

Chapter 3, "Gemini Lake - SPI Flash Compatibility Requirement"



• Overview of compatibility requirements for Gemini Lake products.

#### Chapter 4, "Flash Descriptor"

· Overview of the descriptor and Descriptor record definition

Chapter 5, "Serial Flash Discoverable Parameter (SFDP)"

• Overview of the SFDP definition.

Chapter 6, "BIOS Configuration for SPI Flash Access"

• Describes how to configure BIOS for SPI flash access.

Chapter 7, "Intel<sup>®</sup> TXE Disable for Debug/Flash Burning Purposes"

• Methods of disabling Intel Management Engine for debug purposes.

Chapter 8, "Recommendations for SPI Flash Programming in Manufacturing Environments"

• Recommendations for manufacturing environments.

Chapter 9, "Flash Descriptor SOC Configuration"

Flash Descriptor SOC Soft Strap Section.

Chapter 10, "Signed Master Image Profile (SMIP)"

• Overview of SMIP.

Chapter 11, "Gemini Lake TXE SMIP Configurations"

Description and outline of TXE SMIP configurations

Chapter 12, "Gemini Lake Platform SMIP Configurations"

Description and outline of SMIP configurations

# 1.2 Terminology

Term	Description
APL	Apollo Lake Platform
GLK	Gemini Lake Platforms
BIOS	Basic Input-Output System
BPDT	Boot Partition Descriptor Table
CRB	Customer Reference Board
Intel <sup>®</sup> FPT	Intel <sup>®</sup> Flash Programming Tool - programs the SPI flash
FPT	Flash Partition Table
Intel <sup>®</sup> FIT	Intel <sup>®</sup> Flash Image Tool – creates a flash image from separate binaries
FW	Firmware
BXT	Broxton Tablet SOC
BXT-P	Former name for Apollo Lake Mobile/Desktop SOC (APL SOC)
Intel <sup>®</sup> TXE	Intel <sup>®</sup> Trusted Execution Engine (Intel <sup>®</sup> TXE FW)
IFWI	Integrated Firmware Image



Term	Description
NVM	Non-Volatile Memory
LPC	Low Pin Count Bus- bus on where legacy devices such a FWH reside
LVSCC	Lower Vendor Specific Component Capabilities
S-BPDT	Secondary Boot Partition Descriptor Table
SMIP	Signed Master Image Profile
SFDP	Serial Flash Discoverable Parameter
SOC	System-on-a-Chip
SPI	Serial Peripheral Interface – refers to serial flash memory in this document
UVSCC	Upper Vendor Specific Component Capabilities
VSCC	Vendor Specific Component Capabilities

# **1.3 Reference Documents**

Document	Document # / Location
Gemini Lake External Design Specification (EDS)	Contact your Intel field representative.
Intel Flash Image Tool (FIT)	$\System Tools\Flash Image Tool of latest Intel^^{\otimes} TXE kit from VIP. The Kit MUST match the platform you intend to use the flash tools for.$
Intel Flash Programming Tool (FPT)	<code>\System Tools\Flash Programming Tool of latest Intel<sup>®</sup> TXE from VIP. The Kit MUST match the platform you intend to use the flash tools for.</code>
FW Bring Up Guide	Root directory of latest Intel <sup>®</sup> Trusted Execution Engine kit from VIP. The Kit MUST match the platform you intend to use the flash tools for.

§§



# 2 Gemini Lake - SPI Flash Architecture

# 2.1 Descriptor Mode

Gemini Lake platform supports up to two SPI flash devices. The SPI flash connected to Chip Select 0 must contain a valid Descriptor as defined in Section 4. The contents of the Descriptor provide platform configuration and enable the SOC to securely manage storage among multiple users/purposes.

SPI flash must be connected directly to the GLK SOC SPI bus.

*Note:* GLK SOC SPI controller only supports Descriptor mode (does not support non-descriptor mode).

Refer *SPI Supported Feature Overview* of the latest GLK External Design Specification (EDS) of Gemini Lake platform for more detailed information.

# 2.2 Serial Flash Discoverable Parameter (SFDP)

Serial flash with SFDP have their supported capabilities and commands stored inside the serial flash devices. The controller will discover the attributes needed to operate.

GLK SOC <u>requires</u> SPI flash devices support JEDEC standard JESD216 SDFDP v1.0 (Serial Flash Discoverable Parameters). Revision A (JESD216A) or later is strongly recommended but not mandatory. SFDP provides a consistent method of describing the functional and feature capabilities of SPI devices in a standard set of internal parameter tables. These parameter tables can be interrogated by the SOC to enable adjustment needed to accommodate divergent feature from multiple vendors.

Refer to Chapter 5, "Serial Flash Discoverable Parameter (SFDP)" for more information.

# 2.3 SPI Fast Read

*Note:* Refer *SPI for Flash* section of the latest GLK External Design Specification (EDS) of Gemini Lake platform for more detailed information. 50-MHz support requires SPI component that meet 66-MHz timing.

# 2.4 Intel<sup>®</sup> Trusted Platform Module (Intel<sup>®</sup> TPM) on SPI Bus

GLK SOC supports Intel TPM on the SPI bus.

Refer *Serial Peripheral Interface (SPI)* section of the latest GLK SOC External Design Specification (EDS) of Gemini Lake platform for more detailed information.

# 2.5 Boot Flow for GLK SOC

Refer Boot BIOS strap in the **Functional Straps** of the latest External Design Specification (EDS) of Gemini Lake platform for more detailed information.



Refer Chapter 4, "Flash Descriptor" for more detailed information.

# 2.6 Flash Regions

The controller can divide the SPI flash into separate regions below.

Region	Content
0	Descriptor
1	IFWI (Integrated Firmware Image)
2	TXE ROM Bypass – Intel <sup>®</sup> Trusted Execution Engine Firmware (Intel <sup>®</sup> TXE FW) ROM Bypass <sup>1</sup>
4	PDR (Platform Data Region)
5	Device Expansion
8	Embedded Controller (EC) Region
N - 4	


Notes:

1. This is ROM Bypass region as shown in Figure 2-1, "SPI Flash Regions Layout" and not TXE FW region. This region is only used in pre-production environment.

# 2.6.1 Flash Region Layout

In the SPI controller, a 4K descriptor at the base of the SPI device splits the device into regions and defines the access control to each region.

#### Figure 2-1. SPI Flash Regions Layout





As seen in Figure 2-1, the descriptor defines at least the following device regions:

- 1. **TXE ROM Bypass Region**: Starting from offset 4K. This region is used for TXE ROM Bypass. When TXE ROM Bypass does not exist, this region size is 0.
- 2. **IFWI Region**: This region starts after TXE ROM Bypass region spanning over the rest of the SPI flash until the next region (i.e. Device Expansion or other regions defined by OEM). Size is estimated to be at 7MB.
- 3. Device Expansion: The Size is defined at build time estimated to be 1MB.
- 4. **Embedded Controller (EC) Region**: This is a region dedicated for EC FW that connects through eSPI interface.

*Note:* FPT in the above diagram is Flash Partition Table for TXE FW usage.

## 2.6.2 Flash Region Sizes

SPI flash space requirements differ by platform and configuration. Refer to documentation specific to your platform for BIOS and TXE ROM Bypass Region flash size estimates.

Refer *SPI Flash Regions* section of the latest GLK SOC External Design Specification (EDS) of Gemini Lake platform for more detailed information.

# 2.7 Hardware Sequencing

Host/Bios and TXE may read/write /erase flash via Hardware Sequencing or Software Sequencing registers.

GLK SOC Hardware sequencing has been enhanced to include all operations the BIOS needs to perform.

- *Note:* Host / Bios Software Sequencing is not supported in Gemini Lake.
- *Note:* OEM EC may also have access to IFWI region.

Hardware sequencing has a predefined list of opcodes, the SOC discovers the 4k and 64k erase opcodes via SFDP.

Refer *Serial Peripheral Interface Memory Mapped Configuration Registers* in *Gemini Lake External Design Specification (EDS)* for more details.





# 3 Gemini Lake - SPI Flash Compatibility Requirement

# 3.1 Gemini Lake SOC SPI Flash Requirements

- Gemini Lake SOC allows only one SPI flash device to store BIOS and Intel<sup>®</sup> TXE FW.
  - Intel<sup>®</sup> TXE FW is required for Gemini Lake based platforms
  - SPI component can support up to 64 MB (128 MB total addressable) using 26bit addressing
- 1.8V SPI I/O buffer VCC
- SPI Fast Read instruction is supported and frequency of 14MHz, 25MHz, 40MHz and 50MHz
- SPI Dual Output and Dual I/O Fast read instruction is supported with frequency of 14MHz, 25MHz, 40MHz and 50MHz
- SPI Quad Output and Quad I/O Fast read instruction is supported with frequency of 14MHz, 25MHz, 40MHz and 50MHz
- *Note:* In order to meet best performance, frequencies above must use the highest SPI configurations.

Flash devices that contain a QE bit must be configured with QE=1. No special configuration is required for flash devices that support Quad mode but do not contain a Quad Enable (QE) bit. Several manufacturers offer SKU's with QE=1 by default.

#### 3.1.1 General Requirements

- Erase size capability of: 4 KBytes erase must be supported uniformly across the flash array. If 64k erase is also supported, then it must be supported uniformly across the flash array.
- Serial flash device must ignore the upper address bits such that an address of FFFFFh aliases to the top of the flash memory.
- SPI Compatible Mode 0 support: Clock phase is 0 and data is latched on the rising edge of the clock.
- If the device receives a command that is not supported or incomplete (less than 8 bits), the device must discard the cycle gracefully without any impact on the flash content.
- An erase command (page, sector, block, chip, etc.) must set all bits inside the designated area (page, sector, block, chip, etc.) to 1 (Fh).
- Status Register bit 0 must be set to 1 when a write, erase or write to status register is in progress and cleared to 0 when a write or erase is NOT in progress.
- Devices requiring the Write Enable command must automatically clear the Write Enable Latch at the end of Data Program instructions.
- The flexibility to perform a write between 1 byte to 64 bytes is required.



• SFDP fields: dword 1, bit 4 "Write Enable Instruction". Dword 1, bit 3 "Volatile Status Register", both bits must be 0.

Intel Trusted Execution Engine Firmware must meet the SPI flash based BIOS Requirements plus:

- 2.2 Serial Flash Discoverable Parameter (SFDP)
- 3.1.2 JEDEC ID (Opcode 9Fh)
- 3.1.3 Multiple Page Write Usage Model
- 3.1.4 Hardware Sequencing Requirements

Write protection scheme must meet guidelines as defined in Section 3.1 Gemini Lake SOC SPI Flash Requirements.

## 3.1.2 JEDEC ID (Opcode 9Fh)

Since each serial flash device may have unique capabilities and commands, the JEDEC ID is the necessary mechanism for identifying the device so the uniqueness of the device can be comprehended by the controller (master). The JEDEC ID uses the opcode 9Fh and a specified implementation and usage model. This JEDEC Standard Manufacturer and Device ID read method is defined in Standard JESD21-C, PRN03-NV1 and is available on the JEDEC website: www.jedec.org.

#### 3.1.3 Multiple Page Write Usage Model

Intel platforms have firmware usage models require that the serial flash device support multiple writes to a page (minimum of 512 writes) without requiring a preceding erase command. BIOS commonly uses capabilities such as counters that are used for error logging and system boot progress logging. These counters are typically implemented by using byte-writes to 'increment' the bits within a page that have been designated as the counter. The Intel firmware usage models require the capability for multiple data updates within any given page. These data updates occur via byte-writes without executing a preceding erase to the given page. Both the BIOS and Intel Management Engine firmware multiple page write usage models apply to sequential and non-sequential data writes.

Flash parts must also support the writing of a single byte 1024 times in a single 256byte page without erase. There will be 64 pages where this usage model will occur. These 64 pages will be every 16 kilobytes.



# 3.1.4 Hardware Sequencing Requirements

The following table contains a list of commands and the associated opcodes that a SPIbased serial flash device must support in order to be compatible with hardware sequencing.

Commands	OPCODE	Notes
Write to Status Register	01h	Writes a byte to SPI flash's status register. Enable Write to Status Register command must be run prior to this command
Program Data	02h	Single byte or 64 byte write as determined by flash part capabilities and software
Read Data	03h	
Write Disable	04h	
Read Status	05h	Outputs contents of SPI flash's status register
Write Enable	06h	
Fast Read	0Bh	
Enable Write to Status Register	06h	If write-status 01h requires a write-enable, then 06h must enable write-status.
Erase	Programmable/ Discoverable	4 Kbyte erase. Uses the value from SFDP (if available) else value from VSCCn Erase Opcode register value
Erase	Programmable/ Discoverable	64K erase.
Chip Erase	C7h and/or 60	
JEDEC ID	9Fh	Refer Section 3.1.2 for more information
Dual Output Fast Read	3Bh/ Discoverable	Discoverable opcodes are obtained from each component's SFDP table
Read SFDP	5Ah	Uses fast read timing with 8 wait states
Enable 32-bit addressing mode	B7h	
Dual I/O Fast Read	Discoverable	Opcode is optained from each component's SFDP table
Quad I/O Fast Read	Discoverable	Opcode is optained from each component's SFDP table

# 3.2 GLK SOC SPI AC and DC Electrical Compatibility Guidelines

For all AC and DC electrical compatibility requirements, see the *Gemini Lake Platform External Design Specification (EDS)*.

§§


# 4 Flash Descriptor

The Flash Descriptor is a data structure that is programmed on the SPI flash part on Gemini Lake based platforms. The Descriptor data structure describes the layout of the flash as well as defining configuration parameters for the SOC. The descriptor is on the SPI flash itself and is not in memory mapped space like SOC programming registers. The maximum size of the Flash Descriptor is 4 KBytes. It requires its own discrete erase block, so it may need greater than 4 KBytes of flash space depending on the flash architecture that is on the target system.

The information stored in the Flash Descriptor can only be written during the manufacturing process as its read/write permissions must be set to Read Only when the computer leaves the manufacturing floor.

The Descriptor has 9 parts:

#### Figure 4-1. Flash Descriptor (GLK SOC)





- The Flash signature at the bottom of the flash (offset 10h) must be 0FF0A55Ah in order to be in Descriptor mode.
- The **Reserved** section at offset 0h is the first 16 bytes of the Flash Descriptor. These bytes are simply reserved.
- The Flash **Signature** at the bottom of the flash (offset 10h) must be 0FF0A55Ah in order to be in Descriptor mode.
- The **Descriptor Map** has pointers to the lower five descriptor sections as well as the size of each.
- The **Component** section has information about the SPI flash part(s) the system. It includes the number of components, density of each component, read, write and erase frequencies and invalid instructions.
- The **Region** section defines the base and the limit of the IFWI, TXE ROM Bypass region, Device Expansion regions as well as their size.
- The **Master** region contains the hardware security settings for the flash, granting read/write permissions for each region and identifying each master.
- GLK platform SoC **Soft Strap** sections contain Gemini Lake SoC configurable parameters.
- The **Reserved** region between the top of the Soft Straps is for future SoC usage.
- The **Descriptor Upper Map** determines the length and base address of the Intel® TXE VSCC Table.
- The Intel® TXE **VSCC Table** holds the JEDEC ID and the VSCC information for all the SPI Flash part(s) supported by the NVM image. BIOS write and erase capabilities depend on LVSCC and UVSCC register in SPIBAR memory space.
- **OEM Section** is 256 Byte section reserved at the top of the Flash Descriptor for use by the OEM.

Refer **SPI Supported Feature Overview** and **Flash Descriptor Records** in the *Gemini Lake Platform External Design Specification (EDS)*.

# 4.1 Flash Descriptor Content

The following sections describe the data structure of the Flash Descriptor on the SPI device. These are not registers or memory space within SOC. FDBAR - is address 0x0 on the SPI flash device on chip select 0.

Region Name	Starting Address
Signature	0x10
Component FCBA	0x30
Regions FRBA	0x40
Masters FMBA	0x80
SOC Straps FPSBA	0x100

Recommended flash descriptor map:



## 4.1.1 Descriptor Signature and Map

#### 4.1.1.1 FLVALSIG - Flash Valid Signature (Flash Descriptor Records)

Memory Address: FDBAR + 010h

Size: 32 bits

Recommended Value: 0FF0A55Ah

Bits	Description
31:00	Flash Valid Signature. This field identifies the Flash Descriptor sector as valid. If the contents at this location do not return the expected value, then the Flash Descriptor region is assumed to be unprogrammed or corrupted and is not usable. Flash Valid Signature[31:00]: 0FF0A55Ah

#### 4.1.1.2 FLMAP0 - Flash Map 0 Register (Flash Descriptor Records)

Memory Address: FDBAR + 014h

Bits	Description		
31:27	Reserved		
26:24	Reserved		
23:16	Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0.		
	Set this value to 04h. This will define FRBA as 40h.		
15:13	Reserved		
12	<ul> <li>Fingerprint sensor on shared flash/TPM SPI bus</li> <li>0 : no fingerprint sensor is connected to CS1</li> <li>1 : a fingerprint sensor is connected to CS1 and acting as a flash device</li> <li>Note: Hardware does not use this field.</li> <li>This value must be read directly from flash. It's not available via Host FDOC/FDOD registers.</li> </ul>		
11	Touch on dedicated SPI bus         0 : no touch device is connected to the dedicated Touch SPI bus         1 : a touch device is connected to the dedicated Touch SPI bus         Note: hardware does not use this field.         This value must be read directly from flash. It's not available via Host FDOC/FDOD registers.		
10	Reserved		
9:08	Number Of Components (NC). This field identifies the total number of Flash Components. Each supported Flash Component requires a separate chip select. 00 = 1 Component 01 = 2 Components All other settings = Reserved		
7:00	Flash Component Base Address (FCBA). This identifies address bits [11:4] for the Component portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. set this field to 03h. This will define FCBA as 30h		



#### 4.1.1.3 FLMAP1 - Flash Map 1 Register (Flash Descriptor Records)

Memory Address: FDBAR + 018h

Size: 32 bits

Recommended Value:

Bits	Description	
31:24	<b>Soc Strap Length (PSL)</b> . Identifies the 1s based number of Dwords of SOC Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no SOC DW straps.	
	This field <b>MUST</b> be set to 17h	
23:16	<b>Soc Flash Strap Base Address (FPSBA).</b> This identifies address bits [11:4] for the SOC Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0.	
	Set this field to 10h. This will define FPSBA to 100h	
15:11	Reserved	
	Number Of Masters (NM). This field identifies the total number of Flash Masters.	
10:8	Set this field to 10b	
	Note: This field is not used by the Flash Controller.	
7:0	Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0.	
	Set this field to 08h. This will define FMBA as 80h	

#### 4.1.1.4 FLMAP2—Flash Map 2 Register (Flash Descriptor Records)

Memory Address: FDBAR + 01Ch

Bits	Description
31:0	Reserved, set to 0



# 4.1.2 Flash Descriptor Component Section

#### 4.1.2.1 FLCOMP—Flash Components Register (Flash Descriptor Records)

The following section of the Flash Descriptor is used to identify the different SPI Flash Components and their capabilities.

Memory Address: FCBA + 000h

Bits	Default Value	Description
31	1'h0	Reserved
30	1'h0	<ul> <li>Dual Output Fast Read Support</li> <li>0 = Dual Output Fast Read is not supported</li> <li>1 = Dual Output Fast Read is supported</li> <li>Notes:</li> <li>1. If the Dual Output Fast Read Support bit is set to 1b, the Dual Output Fast Read instruction is issued in all cases where the Fast Read would have been issued</li> <li>2. The Frequencies supported for the Dual Output Fast Read are the same as those supported by the Fast Read Instruction</li> <li>3. If more than one Flash component exists, this field can only be set to "1" if both component support Dual Output Fast Read</li> <li>4. The Dual output Fast Read is only supported using the 3Bh opcode and dual read only affect the read data, not the address phase.</li> <li>5. This field only has effect if the SFDP parameter table is not detected. If the SDFDP parameter table is detected, this field is ignored and SFDP discovered parameter is used instead</li> <li>6. This bit will be deprecated as all supported devices will contain SFDP</li> </ul>
29:27	3'h1	Read ID and Read Status Clock Frequency.         001 = 50MHz         010 = 40MHz         100 = 25MHz         110 = 14MHz         All other Settings = Reserved         Notes:         1. If more than one Flash component exists, this field must be set to the lowest common frequency of the different Flash components.
26:24	3'h1	Write and Erase Clock Frequency.         001 = 50MHz         010 = 40MHz         100 = 25MHz         110 = 14MHz         All other Settings = Reserved         Notes:         1. If more than one Flash component exists, this field must be set to the lowest common frequency of the different Flash components.
23:21	3'h1	<ul> <li>Fast Read Clock Frequency. This field identifies the frequency that can be used with the Fast Read instruction. This field is undefined if the Fast Read Support field is '0'.</li> <li>001 = 50MHz</li> <li>010 = 40MHz</li> <li>100 = 25MHz</li> <li>110 = 14MHz</li> <li>All other Settings = Reserved</li> <li>Notes:</li> <li>1. If more than one Flash component exists, this field must be set to the lowest common frequency of the different Flash components.</li> </ul>



Bits	Default Value	Description
20	1'h1	<ul> <li>Fast Read Support.</li> <li>0 = Fast Read is not Supported</li> <li>1 = Fast Read is supported</li> <li>If the Fast Read Support bit is a '1' and a device issues a Direct Read or issues a read command from the Hardware Sequencer and the length is greater than 4 bytes, then the SPI Flash instruction should be "Fast Read". If the Fast Read Support is a '0' or the length is 1-4 bytes, then the SPI Flash instruction should be "Read".</li> <li>If the Fast Read Support bit is a '1', SOC will issue a fast read command everywhere a read command would have been issued, independent of the number of bytes being read. This bit applies to flash accesses, not Touch or TPM.</li> <li>Reads to the Flash Descriptor always use the Read command independent of the setting of this bit.</li> <li>Notes:</li> <li>If more than one Flash component exists, this field can only be set to '1' if both components support Fast Read.</li> <li>It is strongly recommended to set this bit to 1b</li> </ul>
19:17	3'h4	ec_max_freq For Slave 0 (EC/BMC): Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.). The actual frequency of the eSPI bus will be the minimum of this field and the Slave's maximum frequency advertised in its General Capabilities register. 3'h0: 17 MHz 3'h1: 20 MHz 3'h2: 25 MHz 3'h3: 40 MHz 3'h4: 50 MHz (default) 3'h5: Reserved 3'h6: Reserved 3'h7: Reserved
16	1'h0	Reserved
15	1'h1	Quad I/O Read Enable (QIORE):         0 = Quad I/O Read is disabled         1 = Quad I/O Read is enabled         Note: This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP. This is also known as 1-4-4 read mode.
14	1'h0	Quad Output Read Enable (QORE):         0 = Quad Output Read is disabled         1 = Quad Output Read is enabled         Note: This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP. This is also known as 1-1-4 read mode.
13	1'h0	Dual I/O Read Enable (DIORE):         0 = Dual I/O Read is disabled         1 = Dual I/O Read is enabled         Note: This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP. This is also known as 1-2-2 read mode.



Bits	Default Value	Description
12	1'h0	Dual Output Read Enable (DORE):         '0' : Dual Output Read is disabled         '1' : Dual Output Read is enabled         Note:         This soft-strap only has effect if Dual Output Read is discovered as supported via the SFDP. This is also known as 1-1-2 read mode.         If parameter table is not detected via the SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor.Component Section.Dual Output Fast Read Support bit.
11:10	1'h0	ec_max_io_mode For Slave 0 (EC/BMC): Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration. The actual IO Mode of the eSPI bus will be the minimum of this field and the Slave's maximum IO Mode advertised in its General Capabilities register. 2'h0: Single IO Mode (default) 2'h1: Single and Dual IO Mode 2'h2: Single and Quad IO Mode 2'h3: Single, Dual and Quad I/O
9	1'h1	<ul> <li>SPI Buffer 1p8volt Select (replaces strap bit 23, C204h)</li> <li>This strap sets the internal control signal on the pad for either 1.8 or 3.3 V operation.</li> <li>1 = The VCCSPI supply is 1.8 Volt (default)</li> <li>0 = The VCCSPI supply is 3.3 Volt</li> <li>Note: The strap defaults to 1.8V mode before the softstraps are loaded, i.e. before the actual supply voltage is known. This is because the pad performance is slightly better when assuming 1.8V when the actual is 3.3 than vice-versa.</li> </ul>
8	1'h0	Reserved
7:04	4'hF	Reserved
3:00	4'h4	Reserved



#### 4.1.2.2 FLILL—Flash Invalid Instructions Register (Flash Descriptor Records)

Memory Address: FCBA + 004h

Size: 32 bits

Bits	Description
31:24	Invalid Instruction 3. Refer definition of Invalid Instruction 0
51.24	Set to: 0xAD
23:16	Invalid Instruction 2. Refer definition of Invalid Instruction 0
23.10	Set to: 0x60
15:8	Invalid Instruction 1. Refer definition of Invalid Instruction 0
	Set to: 0x42
	Invalid Instruction 0.
7:0	Set to: 0x21
	Opcode for an instruction that the Flash Controller should protect against, such as Chip Erase. This byte should be set to 0 if there are no invalid instructions to protect against for this field. Opcodes programmed in the Software Sequencing Opcode Menu Configuration and Prefix-Opcode Configuration are not allowed to use any of the Invalid Instructions listed in this register.

#### 4.1.2.3 FLILL1—Flash Invalid Instructions Register (Flash Descriptor Records)

Memory Address: FCBA + 008h

Size: 32 bits

Bits	Description
31:24	Invalid Instruction 7. Refer definition of Invalid Instruction 0
	Set to: 0xC7
	Invalid Instruction 6. Refer definition of Invalid Instruction 0
23:16	Set to: 0xC4
15.0	Invalid Instruction 5. Refer definition of Invalid Instruction 0
15:8	Set to: 0xB9
	Invalid Instruction 4. Refer definition of Invalid Instruction 0
7:0	Set to: 0xB7

# 4.1.3 Flash Descriptor Region Section

The following section of the Flash Descriptor is used to identify the different Regions of the NVM image on the SPI flash.

Flash Regions:

• Bit 26 represents a linear address when 2 Flash components are used and the linear address exceeds 64MB. Bit 26 is never driven during the SPI address phase. The registers support up to 128MB of addressable Flash using 2 64MB flash components.



- If a particular region is not using SPI Flash, the particular region should be disabled by setting the Region Base to all 1's, and the Region Limit to all 0's (base is higher than the limit)
- For each region except FLREGO, the Flash Controller must have a default Region Base of 7FFFh and the Region Limit to 0000h within the Flash Controller in case the Number of Regions specifies that a region is not used.
- Flash region limit field is inclusive, i.e. an address is valid if base[26:12] <= address[26:12] <= limit[26:12]. Other checks prevent any single access from crossing a 4k address boundary.
- Each Region entry follows the template in Table 4-1. Each row in the Table 4-2 represents a Region entry in the descriptor. Most masters are given permission to access their region(s) independent of the descriptor FLMSTR setting, see Section 4.1.4, "Flash Descriptor Master Section".

#### Table 4-1.Region Definition Template

Bits	Description
31	Reserved
30:16	Region Limit. This specifies bits 26:12 of the ending address for this Region.
15	Reserved
14:0	Region Base. This specifies address bits 26:12 for the Region Base.

#### Table 4-2.Region Entries in Descriptor

Offset from FRBA	Register Name	Region Name
0	FLREGO	Descriptor
4h	FLREG1	IFWI
8h	FLREG2	TXE <sup>1</sup>
10h	FLREG4	PDR
14h	FLREG5	Device Expansion #1
20h	FLREG8	Embedded Controller (EC)

Notes:

1.

This is ROM Bypass region as shown in Figure 2-1, "SPI Flash Regions Layout". This region is only used in pre-production environment.



#### 4.1.3.1 FLREGO—Flash Region 0 (Flash Descriptor) Register (Flash Descriptor Records)

Memory Address: FRBA + 000h

Size: 32 bits

Recommended Value: 0000000h

Bits	Description
31	Reserved
30:16	<ul> <li>Region Limit. This specifies bits 26:12 of the ending address for this Region.</li> <li><i>Notes:</i></li> <li>1. Set this field to 0b. This defines the ending address of descriptor as being FFFh.</li> <li>2. Region limit address Bits[11:0] are assumed to be FFFh</li> </ul>
15	Reserved
14:0	Region Base.This specifies address bits 26:12 for the Region Base.Note:Set this field to all 0s. This defines the descriptor address beginning at 0h.

#### 4.1.3.2 FLREG1—Flash Region 1 (IFWI) Register (Flash Descriptor Records)

Memory Address: FRBA + 004h

Size: 32 bits

Bits	Description	
31	Reserved	
	Region Limit. This specifies bits 26:12 of the ending address for this Region.	
30:16	<ol> <li>Notes:</li> <li>Must be set to 0000h if BIOS region is unused (on Firmware hub)</li> <li>Ensure BIOS region size is a correct reflection of actual BIOS image that will be used in the platform</li> <li>Region limit address Bits[11:0] are assumed to be FFFh</li> </ol>	
15	Reserved	
14:0	Region Base. This specifies address bits 26:12 for the Region Base.	
14.0	Note: If the BIOS region is not used, the Region Base must be programmed to 7FFFh	

## 4.1.3.3 FLREG2—Flash Region 2 (Intel<sup>®</sup> TXE) Register (Flash Descriptor Records)

Memory Address: FRBA + 008h

Bits	Description
31	Reserved
30:16	<ul> <li>Region Limit. This specifies bits 26:12 of the ending address for this Region.</li> <li><i>Notes:</i></li> <li>1. This region hold ROM Bypass</li> <li>2. Region limit address Bits[11:0] are assumed to be FFFh</li> </ul>
15	Reserved
14:0	Region Base. This specifies address bits 26:12 for the Region Base.



# 4.1.3.4 FLREG4—Flash Region 4 (Platform Data Region) Register (Flash Descriptor Records)

Memory Address: FRBA + 010h

Size: 32 bits

Bits	Description	
31	Reserved	
	Region Limit. This specifies bits 26:12 of the ending address for this Region.	
30:16	<ul> <li>Notes:</li> <li>1. If PDR Region is not used, the Region Limit must be programmed to 0000h</li> <li>2. Ensure PDR region size is a correct reflection of actual PDR image that will be used in the platform</li> <li>3. Region limit address Bits[11:0] are assumed to be FFFh</li> </ul>	
15	Reserved	
14:0	Region Base. This specifies address bits 26:12 for the Region Base.	
	Note: If the Platform Data region is not used, the Region Base must be programmed to 7FFFh	

#### 4.1.3.5 FLREG5—Flash Region 5 (Device Expansion) Register (Flash Descriptor Records)

Memory Address: FRBA + 014h

Size: 32 bits

Bits	Description
31	Reserved
30:16	<ul> <li>Region Limit. This specifies bits 26:12 of the ending address for this Region.</li> <li><i>Notes:</i></li> <li>1. If Device Expansion Region is not used, the Region Limit must be programmed to 0000h</li> <li>2. Region limit address Bits[11:0] are assumed to be FFFh</li> </ul>
15	Reserved
14:0	Region Base.This specifies address bits 26:12 for the Region Base.Note:If the Device Expansion region is not used, the Region Base must be programmed to 7FFFh

# 4.1.3.6 FLREG8—Flash Region 8 (Embedded Controller - EC) Register (Flash Descriptor Records)

Memory Address: FRBA + 020h

Bits	Description
31	Reserved
30:16	<b>Region Limit.</b> This specifies address bits 26:12 for the Region n Limit. <i>Notes:</i> The value in this register is loaded from the contents in the Flash Descriptor.FLREGn.Region Limit, where $7 \le n \le 11$
15	Reserved
14:0	<b>Region Base.</b> This specifies address bits 26:12 for the Region Base. The value in this register is loaded from the contents in the Flash Descriptor. FLREGn.Region Base, where $7 \le n \le 11$



## 4.1.4 Flash Descriptor Master Section

These DWORDs in flash define which regions each master may access using programmed accesses. They do not apply to direct reads.

Each Master entry in the descriptor follows the template in Table 4-3. Each row in Table 4.1.4.1 represents a Master entry in the descriptor.

#### Table 4-3.Flash Master Template

Bits	Description
31:20	Master Region Write Access: Each bit [31:20] corresponds to Regions [11:0]. If the bit is set, this master can erase and write that particular region through register accesses. Note: The flash controller may ignore some bits in each register because Masters are granted default permission to their regions, e.g. BIOS has default R/W permission to BIOS regions. Table 4.1.4.1.
19:8	Master Region Read Access: Each bit [19:8] corresponds to Regions [11:0]. If the bit is set, this master can read that particular region through register accesses.
7:4	<b>Extended Region Write Access:</b> Each bit [7:4] corresponds to Regions [15:12]. If the bit is set, this master can erase and write that particular region through register accesses.
3:0	<b>Extended Region Read Access:</b> Each bit [3:0] corresponds to Regions [15:12]. If the bit is set, this master can erase and write that particular region through register accesses.

#### 4.1.4.1 FLMSTR1—Flash Master 1 (Host CPU/ BIOS)

Memory Address: FMBA + 000h

Size: 32 bits

Bits	Description
31:20	Master Region Write Access: Each bit [31:20] corresponds to Regions [11:0]. If the bit is set, this master can erase and write that particular region through register accesses. Note: Bit 21 and 26 are don't care as the primary master always has read/write permission to its primary region
19:8	Master Region Read Access: Each bit [19:8] corresponds to Regions [11:0]. If the bit is set, this master can read that particular region through register accesses. Note: Bit 9 and 14 are don't care as the primary master always read/write permission to its primary region.
7:0	Reserved

## 4.1.4.2 FLMSTR2—Flash Master 2 (Intel<sup>®</sup> TXE)

Memory Address: FMBA + 004h

Bits	Description
31:20	Master Region Write Access: Each bit [31:20] corresponds to Regions [11:0]. If the bit is set, this master can erase and write that particular region through register accesses. Note: Bit 22 is a don't care as the primary master always has read/write permission to its primary region
19:8	Master Region Read Access: Each bit [19:8] corresponds to Regions [11:0]. If the bit is set, this master can read that particular region through register accesses. Note: Bit 10 is a don't care as the primary master always read/write permission to its primary region.
7:0	Reserved



#### 4.1.4.3 FLMSTR5—Flash Master 5 (EC)

Memory Address: FMBA + 010h

Size: 32 bits

Bits	Description
31:20	<b>Master Region Write Access:</b> Each bit [31:20] corresponds to Regions [11:0]. If the bit is set, this master can erase and write that particular region through register accesses.
01.20	Note: Bit 28 is a don't care as the primary master always has read/write permission to its primary region
19:8	Master Region Read Access: Each bit [19:8] corresponds to Regions [11:0]. If the bit is set, this master can read that particular region through register accesses.
	Note: Bit 16 is a don't care as the primary master always read/write permission to its primary region.
7:0	<b>Extended Region Write Access:</b> Each bit [7:4] corresponds to Regions [15:12]. If the bit is set, this master can erase and write that particular region through register accesses.
3:0	<b>Extended Region Read Access:</b> Each bit [3:0] corresponds to Regions [15:12]. If the bit is set, this master can erase and write that particular region through register accesses.

# 4.1.5 SOC Softstraps

Refer Chapter 9, "Flash Descriptor SOC Configuration" for details.

## 4.1.6 Descriptor Upper Map Section

#### 4.1.6.1 FLUMAP1—Flash Upper Map 1 (Flash Descriptor Records)

Memory Address: FDBAR + EFCh

Size: 32 bits

Bits	Default	Description
31:16	0	Reserved
15:8	1	Intel <sup>®</sup> TXE VSCC Table Length (VTL). Identifies the 1s based number of DWORDS contained in the VSCC Table. Each SPI component entry in the table is 2 DWORDS long.
7:0	1	Intel <sup>®</sup> TXE VSCC Table Base Address (VTBA). This identifies address bits [11:4] for the VSCC Table portion of the Flash Descriptor. Bits [26:12] and bits [3:0] are 0.

*Note:* The Upper MAP is used by BIOS and TXE FW. HW does not read this section.

# 4.1.7 Intel<sup>®</sup> TXE Vendor Specific Component Capabilities Table

Entries in this table allow support for a SPI flash part for Intel Trusted Execution Engine capabilities.

Since Flash Partition Boundary Address (FPBA) has been removed, UVSCC and LVSCC has been replaced with VSCC0 and VSCC1 in Gemini Lake Platform. VSCC0 is for SPI component 0 and VSCC1 is for SPI component 1.

Each VSCC table entry is composed of two 32 bit fields: JEDEC IDn and the corresponding VSCCn value.



Refer 4.4 Intel<sup>®</sup> TXE Vendor-Specific Component Capabilities (Intel<sup>®</sup> TXE VSCC) Table for information on how to program individual entries.

#### 4.1.7.1 JID0—JEDEC-ID 0 Register (Flash Descriptor Records)

Memory Address: VTBA + 000h

Bits	Description		
31:24	Reserved		
23:16 SPI Component Device ID 1. This field identifies the second byte of the Device ID Component. This is the third byte returned by the Read JEDEC-ID command (opcod			
15:08	<b>SPI Component Device ID 0.</b> This field identifies the first byte of the Device ID of the SPI Flash Component. This is the second byte returned by the Read JEDEC-ID command (opcode 9Fh).		
7:00	<b>SPI Component Vendor ID.</b> This field identifies the one byte Vendor ID of the SPI Flash Component. This is the first byte returned by the Read JEDEC-ID command (opcode 9Fh).		



#### 4.1.7.2 VSCCO—Vendor Specific Component Capabilities 0 (Flash Descriptor Records)

Memory Address: VTBA + 004h

Size: 32 bits

Note:

VSCC0 applies to SPI flash that connected to CS0.

Bits	Description			
31:16	Reserved			
15:8	<b>Erase Opcode (EO)</b> . This field must be programmed with the Flash erase instruction opcode that corresponds to the erase size that is in BES.			
	Quad Enable Requirements (QER)			
7:5	<ul> <li>000 = Device does not have a QE bit. Device detects 1-1-4 and 1-4-4 reads based on instruction. DQ3 / HOLD# functions as hold during instruction phase.</li> <li>001 = QE is bit 1 of status register 2. It is set via Write Status with two data bytes where bit 1 of the second byte is zero. Writing only one byte to the status register has the side effect of clearing status register 2, including the QE bit. The 100b code is used if writing one byte to the status register does not modify status register 2.</li> <li>010 = QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one. It is cleared via Write Status with one data byte where bit 6 is zero.</li> <li>011 = QE is bit 7 of status register 2. It is set via Write status register 2 instruction 3Eh with one data byte where bit 7 is one. It is cleared via Write status register 2 instruction 3Eh with one data byte where bit 7 is zero. The status register 2 is read using instruction 3Fh.</li> <li>100 = QE is bit 1 of status register 2.</li> <li>101 = QE is bit 1 of status register 2. It is set via Write Status with two data bytes where bit 1 of the second byte is one. It is cleared via Write Status with wo data bytes where bit 1 of the second byte is one. It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero. In contrast to the 001b code, writing one byte to the status register does not modify status register 2. Status register 1 is read using Read Status instruction 01h with two data bytes where bit 1 of the second byte is zero. In of the second byte is zero.</li> <li>101 = QE is bit 1 of the status register 2. Status register 1 is read using Read Status instruction 01h with two data bytes where bit 1 of the second byte is zero.</li> <li>101 = QE is bit 1 of the status register 2. Status register 1 is cleared via Write Status with two data bytes where bit 1 of the second byte is zero.</li> </ul>			
4:0	Reserved set to 00101b			
Notes: 1. The	manufacturers information included in the QER list are for guidance purpose. Some manufacturer			

 The manufacturers information included in the QER list are for guidance purpose. Some manufacturer devices operate as shown in the table above. Check manufacturer's data sheet for exact requirements.

#### 4.1.7.3 JIDn—JEDEC-ID Register n (Flash Descriptor Records)

Memory Address: VTBA + (n\*8)h

Size: 32 bits

"n" is an integer denoting the index of the Intel<sup>®</sup> TXE VSCC table. Refer 4.1.7.1 JID0—JEDEC-ID 0 Register (Flash Descriptor Records) for details.

#### 4.1.7.4 VSCCn—Vendor Specific Component Capabilities n (Flash Descriptor Records)

Memory Address: VTBA + 004h + (n\*8)h Size: 32 bits

"n" is an integer denoting the index of the Intel<sup>®</sup> TXE VSCC table. Refer 4.1.7.2 VSCC0—Vendor Specific Component Capabilities 0 (Flash Descriptor Records) for details.



# 4.2 OEM Section

Memory Address: F00h

Size: 256 Bytes

256 Bytes are reserved at the top of the Flash Descriptor for use by the OEM (F00h - FFFh). The information stored by the OEM can only be written during the manufacturing process as the Flash Descriptor read/write permissions must be set to Read Only when the computer leaves the manufacturing floor. The SOC Flash controller does not read this information. FFh is suggested to reduce programming time.

# 4.3 Region Access Control

Regions of the flash can be defined from read or write access by setting a protection parameter in the Master section of the Descriptor. There are only two masters that have the ability to access other regions: CPU/BIOS, and Intel® TXE Firmware running on SOC.

#### Table 4-4. Region Access Control Table Options

	Master Read/Write Access			
Region (#)	CPU and BIOS	ТХЕ	EC	
Descriptor (0)	Read Only	Read Only	Read Only	
IFWI (1)	Read / Write	Read only	Read Only*	
TXE ROM Bypass (2)	Not Accessible	Read / Write	Not Accessible	
PDR (4)	Read* / Write*	Not Accessible	Not Accessible	
Device Expansion (5)	Not Accessible	Read / Write	Not Accessible	
EC - Embedded Controller - Optional (8)	Read*/Write*	Not Accessible	Read/Write	
Notos:				

Notes:

1. Descriptor, Device Expansion and PDR region is not a master, so they will not have Master R/W access.

2. Descriptor should NOT have write access by any master in production systems.

3. PDR region should only have read and/or write access by CPU/Host. TXE should NOT have access to PDR region.

4. \* = Optional Access

# 4.3.1 Intel Recommended Permissions for Region Access

The following Intel recommended read/write permissions are necessary to secure  $Intel^{$  TXE and  $Intel^{$  TXE FW.

The table below shows the values to be inserted into the Flash Image Tool (FIT). The values below will provide the access levels described in the table above.

#### Table 4-5. Recommended Read/Write Settings for Platforms

	BIOS	ТХЕ	EC
Read	000† 000‡ 0011 = 0x†‡3	0010 0111 = 0x27	0001 0000 00*1= 0x101 or 0x103
Write	000† 000‡ 0010 = 0x†‡2	010 0100 = 0x24	0001 0000 0000= 0x100

Note:

1. ‡ = Value dependent on if PDR is implemented and if Host access is desired per OEM.

2.  $\dagger$  = Optional BIOS access to the EC region.

3. \* = Optional EC Read access to BIOS.



## 4.3.2 Overriding Region Access

Once access Intel recommended Flash settings have been put into the flash descriptor, it may be necessary to update the TXE FW with a Host program or write a new Flash descriptor.

Assert GPIO\_42 HIGH during the rising edge of RSM\_RST\_N to set the Flash descriptor override strap.

This strap should only be visible and available in manufacturing or during product development.

After this strap has been set you can use a host based flash programming tool like FPT.exe to write/read any area of serial flash that is not protected by Protected Range Registers. Any area of flash protected by Protected range Registers will still NOT be writable/readable.

Refer 6.3 SPI Protected Range Register Recommendations for more details.

# 4.4 Intel<sup>®</sup> TXE Vendor-Specific Component Capabilities (Intel<sup>®</sup> TXE VSCC) Table

The Intel<sup>®</sup> TXE VSCC Table defines how the Intel<sup>®</sup> TXE will communicate with the installed SPI flash if there is no SFDP table found. This table is defined in the descriptor and is the responsibility of who puts together the NVM image. VSCCn registers are defined in memory space and must be set by BIOS. This table must define every flash part that is intended to be used. The size (number of max entries) of the table is defined in 4.1.6.1 FLUMAP1—Flash Upper Map 1 (Flash Descriptor Records). Each Table entry is made of two parts: the JEDEC ID and VSCC setting.

#### Table 4-6. Jidn - JEDEC ID Portion of Intel<sup>®</sup> TXE VSCC Table

Bits	Description		
31:24	Reserved.		
23:16	<b>SPI Component Device ID 1:</b> This identifies the second byte of the Device ID of the SPI Flash Component. This is the third byte returned by the Read JEDEC-ID command (opcode 9Fh).		
15:8	<b>SPI Component Device ID 0:</b> This identifies the first byte of the Device ID of the SPI Flash Component. This is the second byte returned by the Read JEDEC-ID command (opcode 9Fh).		
7:0	<b>SPI Component Vendor ID:</b> This identifies the one byte Vendor ID of the SPI Flash Component. This is the first byte returned by the Read JEDEC-ID command (opcode 9Fh).		

If using Flash Image Tool (FIT) refer to System Tools user guide in the Intel<sup>®</sup> TXE FW kit and the respective FW Bring up Guide on how to build the image. If not, refer to 4.1.6.1 FLUMAP1—Flash Upper Map 1 (Flash Descriptor Records) thru 4.2 OEM Section.

# 4.4.1 How to Set a VSCC Entry in Intel<sup>®</sup> TXE VSCC Table for Gemini Lake Platforms

VSCC0 needs to be programmed in instances where there is only SPI component in the system. When using an asymmetric flash component (part with two different sets of attributes based on address) VCSCC0 and VSCC1 will need to be used. This includes if the system is intended to support both symmetric AND asymmetric SPI flash parts.

Refer to 4.4.2 Intel<sup>®</sup> TXE VSCC Table Settings for Gemini Lake Systems.



Refer text below the table for explanation on how to determine Intel Trusted Execution Engine VSCC value.

## Table 4-7. Vsccn – Vendor-Specific Component Capabilities Portion of the Gemini Lake SOC Platforms Vsccn – Vendor-Specific Component Capabilities Portion of the Gemini Lake

Bits	Description
31:16	Reserved
15:8	<b>Erase Opcode (EO)</b> . This field must be programmed with the Flash erase instruction opcode that corresponds to the erase size that is in BES.
	Quad Enable Requirements (QER)
7:5	<ul> <li>000 = Part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer permanently enables Quad capability (e.g. Micron, Numonyx).</li> <li>001 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to status register clears all bits in register 2, therefore status register writes MUST be two bytes. If the status register is unlocked and SFDP bits WSR or VSCC WSR is 1 then SPI controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register with every write/erase. (e.g. Winbond, AMIC, Spansion).</li> <li>010 Bet requires bit ( of status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register is a status register 1 to be set to enable guad IO. If the status register 1 to be set to enable guad IO. If the status register 1 to be set to enable guad IO. If the status register 1 to be set to enable guad IO.</li> </ul>
	<ul> <li>010 = Part requires bit 6 of status register 1 to be set to enable quad IO. If the status register is unlocked and SFDP WSR bit or VSCC WSR is 1 then flash controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register with every write/erase (e.g. Macronix).</li> <li>011 = Part requires bit 7 of the configuration register to be set to enable Quad (e.g. Atmel).</li> <li>100 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to the status register does not clear the second byte (SST/Microchip, Winbond).</li> </ul>
	<i>Note:</i> Refer to Table note#6 below for details.
4	Write Enable on Write Status (WEWS) 0 = 50h is the opcode used to unlock the status register on SPI flash if WSR (bit 3) is set to 1b. 1 = 06h is the opcode used to unlock the status register on SPI flash if WSR (bit 3) is set to 1b.
	<b>Note:</b> Refer to Table Note #4 below for a description how this bit is used.
3	<ul> <li>Write Status Required (WSR)</li> <li>0 = No automatic write of 00h will be made to the SPI flash's status register)</li> <li>1 = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase performed by Intel<sup>®</sup> TXE to the SPI flash.</li> <li>Note: Refer to Table Note #5 below for a description how this bit is used.</li> </ul>
2	Write Granularity (WG). 0 = 1 Byte 1 = 64 Bytes
1:0	Block/Sector Erase Size (BES). This field identifies the erasable sector size for all Flash components. 00 = 256 Bytes 01 = 4 K Bytes 10 = 8 K Bytes 11 = 64K Bytes
statu 2. This 5 3. If boint 5. If bint 5. If bint 6. The d	(WEWS) and/or bit 4 (WSR) should not be set to '1' if there are non volatile bits in the SPI flash's is register. This may lead to premature flash wear out. is not an atomic (uninterrupted) sequence. The SOC will not wait for the status write to complete efore issuing the next command, potentially causing SPI flash instructions to be disregarded by the PI flash part. If the SPI flash component's status register is non-volatile, then BIOS should issue an tomic software sequence cycle to unlock the flash part. th bits 3 (WSR) and 4 (WEWS) are set to 1b, then sequence of 06h 01h 00h is sent to unlock the PI flash on EVERY write and erase that Intel Trusted Execution Engine firmware performs. 3 (WSR) is set to 1b and bit 4 (WEWS) is set to 0b then sequence of 50h 01h 00h is sent to unlock he SPI flash on EVERY write and erase that Intel Trusted Execution Engine firmware performs. 3 (WSR) is set to 0b and bit 4 (WEWS) is set to 0b or 1b then sequence of 60h is sent to unlock he SPI flash on EVERY write and erase that Processor performs. 3 (WSR) is set to 0b and bit 4 (WEWS) is set to 0b or 1b then sequence of 60h is sent to unlock he SPI flash on EVERY write and erase that Processor performs.



**Erase Opcode (EO)** and **Block/Sector Erase Size (BSES)** should be set based on the flash part and the firmware on the platform. For Intel<sup>®</sup> TXE enabled platforms this should be 4 KB.

Write Status Required (WSR) or Write Enable on Write Status (WEWS) should be set on flash devices that require an opcode to enable a write to the status register. Intel<sup>®</sup> TXE Firmware will write a 00h to status register to unlock the flash part for every erase/write operation. If this bit is set on a flash part that has non-volatile bits in the status register then it may lead to pre-mature wear out of the flash.

- Set the **WSR** bit to 1b and **WEWS** to 0b if the Enable Write Status Register opcode (50h) is needed to unlock the status register. Opcodes sequence sent to SPI flash will bit 50h 01h 00h.
- Set the **WSR** bit to 1b AND **WEWS** bit to 1b if write enable (06h) will unlock the status register. Opcodes sequence sent to SPI flash will bit 06h 01h 00h.
- Set the **WSR** bit to 0b AND **WEWS** bit to 0b or 1b, if write enable (06h) will unlock the status register. Opcodes sequence sent to SPI flash will bit 06h
- WSR or WEWS should be not be set on devices that use non volatile memory for their status register. Setting this bit will cause operations to be ignored, which may cause undesired operation. Ask target flash vendor if this is the case for the target flash. Refer 6.1 Unlocking SPI Flash Device Protection for Gemini Lake Platform and 6.2 Locking SPI Flash via Status Register for more information.

**Erase Opcode (EO)** and Block/Sector Erase Size (**BES**) should be set based on the flash part and the firmware on the platform.

**Write Granularity (WG)** bit should be set based on the capabilities of the flash device. If the flash part is capable of writing 1 to 64 bytes (or more) with the 02h command you can set this bit 0 or 1. Setting this bit high will result in faster write performance. If flash part only supports single byte write only, then set this bit to 0.

Bit ranges 31:16 are reserved and should set to all zeros.

### 4.4.2 Intel<sup>®</sup> TXE VSCC Table Settings for Gemini Lake Systems

To understand general guidelines for BIOS VSCC settings on different SPI flash devices, refer to **VSCCommn.bin Content application note** (VSCCommn\_bin Content.pdf under Flash Image Tool directory).



## 5 Serial Flash Discoverable Parameter (SFDP)

### 5.1 Overview

As the feature set of serial flash progresses, there is an increasing amount of divergence as individual vendors find different solution to adding new functionality such as speed and addressing.


These guidelines are a standard that will allow for individual vendors to have their value add features, but will allow for a controller to discover the attributes needed to operate.

### 5.2 Discoverable Parameter Opcode and Flash Cycle

The discoverable parameter read opcode behaves like a fast read command. The opcode is 5Ah and the address cycle is 24 bit long. After the opcode 5Ah is clocked in, there are 24 bit of address clocked in. There will then be eight clock (8 wait states) before valid data is clocked out. There is flexibility in the number of wait states, but they must be byte aligned (multiple of 8 wait states).

SFDP read must update at a frequency between 17 MHz and 48 MHz with a single byte of wait state.

#### Figure 5-1. SFDP Read Instruction Sequence



### 5.3 Parameter Table Supported on SOC

The flash controller first checks for a valid SFDP header. The value of the major and minor revision fields in the SFDP header are don't care. If a valid SFDP header is found, the controller supports auto discovery of the Component Property Parameter Table (CPPT).

The following capabilities are only supported on SOC if CPPT is successfully discovered and parameter values indicate that they are supported. These capabilities are not supported as default.

- Quad I/O Read
- Quad Output Read



- Dual I/O read
- Block /Sector Erase size
- *Note:* If SFDP is valid and advertises 4 Kbyte erase capability, then BES is taken from the SFDP table, otherwise it is taken from the BIOS VCSS table.
- *Note:* Gemini Lake platform supports on SFDP compliant SPI parts. When using SFDP 1.5 and above, there is no need to apply a VSCC entry in FIT since QER bit will be read from the SFDP table.

SOC will also read the following opcode from parameter table and store to SOC if SFDP is valid and the following function is supported.

- Erase Opcode
- Dual Output Fast Read Opcode
- Dual I/O Fast Read Opcode
- Quad Output Fast Read Opcode
- Quad I/O Fast Read Opcode

### 5.4 Detailed JEDEC Specification

Refer to www.jedec.com JESD216 for detailed SFDP specification on SPI.



## 6 BIOS Configuration for SPI Flash Access

### 6.1 Unlocking SPI Flash Device Protection for Gemini Lake Platform

BIOS must account for any built in protection from the flash device itself. BIOS must ensure that any flash based protection will only apply to IFWI region only. It should not affect the TXE ROM Bypass region.

All the SPI flash devices that meet the SPI flash requirements in the *Gemini Lake External Design Specification (EDS)* will be unlocked by writing a 00h to the SPI flash's status register. This command must be done via an atomic software sequencing to account for differences in flash architecture. Atomic cycles are uninterrupted in that it does not allow other commands to execute until a read status command returns a 'not busy' result from the flash.

Some flash vendors implement their status registers in NVM flash (non-volatile memory). This takes much more time than a write to volatile memory. During this write, the flash part will ignore all commands but a read to the status register (opcode 05h). The output of the read status register command will tell the SOC when the transaction is done.

Recommended flash unlocking sequence:

- Write enable (06h) command will have to be in the prefix opcode configuration register.
- The "write to status register" opcode (01h) will need to be an opcode menu configuration option.
- Opcode type for write to status register will be '01': a write cycle type with no address needed.
- The FDATA0 register should to be programmed to 0000 0000h.
- Data Byte Count (DBC) in Software Sequencing Flash Control register should be 000000b. Errors may occur if any non zero value is here.
- Set the Cycle Opcode Pointer (COP) to the "write to status register" opcode.
- Set to Sequence Prefix Opcode Pointer (SPOP) to Write Enable.
- Set the Data Cycle (DS) to 1.
- Set the Atomic Cycle Sequence (ACS) bit to 1.
- To execute sequence, set the SPI Cycle Go bit to 1.

Refer *Serial Peripheral Interface Memory Mapped Configuration Registers* in the *Gemini Lake External Design Specification (EDS)* for more detailed information.



## 6.2 Locking SPI Flash via Status Register

Flash vendors that implement their status register with non-volatile memory can be updated a limited number of times. This means that this register may wear out before the desired endurance for the rest of the flash. It is highly recommended that BIOS vendors and customers do NOT use the SPI flash's status register to protect the flash in multiple master systems.

BIOS should try to minimize the number of times that the system is locked and unlocked.

Care should be taken when using status register based SPI flash protection in multiple master systems such as Intel<sup>®</sup> TXE FW. BIOS must ensure that any flash based protection will apply to IFWI region only. It should not affect the TXE ROM Bypass region.

Contact the desired flash vendor to see if their status register protection bits volatile or non-volatile. Flash parts implemented with volatile systems do not have this concern.

### 6.3 SPI Protected Range Register Recommendations

The SOC has a mechanism to set up to 5 address ranges from HOST access. These are defined in PR0, PR1, PR2, PR3 and PR4 in the SOC EDS. These address ranges are NOT unlocked by assertion of Flash descriptor Override.

It is strongly recommended to use a protected range register to lock down the factory default portion of  $Intel^{\mbox{\scriptsize R}}$  TXE FW region. The runtime portion should be left unprotected as to allow BIOS to update it.

It is strongly recommended that if Flash Descriptor Override strap (which can be checked by reading **FDOPSS (Ob Flash Descriptor override is set, 1b not set) in SOC memory space (SPIBAR+C4h bit 13))** is set, do not set a Protected range to cover the Intel<sup>®</sup> TXE FW factory defaults. This would allow a flashing of a complete image when the Flash descriptor Override strap is set.

### 6.4 Recommendations for Flash Configuration Lockdown and Vendor Component Lock Bits

#### 6.4.1 Flash Configuration Lockdown

It is strongly recommended that BIOS sets the Host **Flash Configuration Lock-Down (FLOCKDN)** bits (located at SPIBAR + 04h) to '1' on production platforms. If these bits are not set, it is possible to make register changes that can cause undesired host, Intel<sup>®</sup> TXE functionality as well as lead to unauthorized flash region access.

Refer to **HSFS**— **Hardware Sequencing Flash Status Register** in the Serial Peripheral Interface Memory Mapped Configuration Registers section and **HSFS**— **Hardware Sequencing Flash Status Register** in the SPI Flash Programing Registers section in the Gemini Lake External Design Specification (EDS).



#### 6.4.2 Vendor Component Lock

It is strongly recommended that BIOS sets the **Vendor Component Lock (VCL)** bits. These bits are located in the BIOS VSCC0 registers. VCL applies the lock to both VSCC0 and VSCC1 even if VSCC1 is not used. Without the VCL bits set, it is possible to make Host VSCC register(s) changes in that can cause undesired host SPI flash functionality.

Refer to **VSCC— Vendor Specific Component Capabilities Register** in the *Gemini Lake External Design Specification (EDS)* for more information.

### 6.5 Host Vendor Specific Component Control Registers (VSCC)

VSCC are memory mapped registers are used by the SOC when BIOS reads, programs or erases the SPI flash via Hardware sequencing.

Flash Partition Boundary Address (FBPBA) has been removed and UVSCC and LVSCC has been replaced with VSCC0 and VSCC1 in Gemini Lake SOC platform. VSCC0 is for SPI component 0 and VSCC1 is for SPI component 1. SPI controller will determine which VSCC (VCSCC0 or VCSCC1) to be used by comparing Flash Linear Address (FLA) with size of SPI component 0 (CODEN). When FLA <= CODEN then VSCC0 will be used; whereas FLA > CODEN then VSCC1 will be used. If one SPI flash component used in the system, VSCC0 needs to be set.

Refer to **VSCC— Lower Vendor Specific Component Capabilities Register** in the *Gemini Lake External Design Specification (EDS).* 

Refer text below the tables for explanation on how to determine VSCC register values.

## Table 6-1.VSCC0 - Vendor-Specific Component Capabilities Register for SPI Component0 (Sheet 1 of 3)

Bit	Description				
	Component Property Parameter Table Valid (CPPTV) - RO:				
	This bit is set to a 1 if the Flash Controller detects a valid SFDP Component Property Parameter Table in SPI Component 0				
31	If CPPTV bit is '0', software must configure the VSCC register appropriately. If CPPTV bit is '1', the corresponding parameter values discovered via SFDP will be used. In most cases, software is not required to configure the VSCC register. However, if the SFDP table indicates an erase size other than 4k byte, then the software is required to program the VSCC.EO register with the correct erase opcode.				
30:24	Reserved				
	Vendor Component Lock (VCL): — RW/L:				
	'0': The lock bit is not set				
	'1': The Vendor Component Lock bit is set.				
23	This register locks itself when set.				
	This bit applies to both VSCC0 and VSCC1				
	All bits locked by (VCL) will remained locked until a global reset.				
22:16	Reserved				



## Table 6-1.VSCC0 - Vendor-Specific Component Capabilities Register for SPI Component<br/>0 (Sheet 2 of 3)

Bit	Description
15:8	<b>Erase Opcode (EO)</b> — RW: This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component. Software must program this register if the SFDP table for this component does not show 4 kByte erase capability This register is locked by the Vendor Component Lock ( <b>VCL</b> ) bit.
	<i>Note:</i> If CPPTV is 1 and the SPDP0 table shows 4k erase capability, the SFDP0 erase code is used instead of this register
7:5	<ul> <li>Ouad Enable Requirements (OER)</li> <li>000 = Part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer permanently enables Quad capability (e.g. Micron, Numonyx).</li> <li>001 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to status register clears all bits in register 2, therefore status register writes MUST be two bytes. If the status register is unlocked and SFDP bits WSR or VSCC WSR is 1 then SPI controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register 1 to be set to enable quad IO. If the status register is unlocked and SFDP wSR bit or VSCC WSR is 1 then flash controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register 1 to be set to enable quad IO. If the status register is unlocked and SFDP WSR bit or VSCC WSR is 1 then flash controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register 2 to be set to enable Quad IO. If the status register is unlocked and SFDP WSR bit or VSCC WSR is 1 then flash controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register with every write/erase (e.g. Macronix).</li> <li>011 = Part requires bit 7 of the configuration register to be set to enable Quad (e.g. Atmel).</li> <li>100 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to the status register does not clear the second byte (SST/Microchip, Winbond).</li> <li><i>Note:</i> This register is locked by the Vendor Component Lock (VCL) bit.</li> </ul>
4	<ul> <li>Write Enable on Write Status (WEWS) — RW:</li> <li>'0' = 50h will be the opcode used to unlock the status register on the SPI flash if WSR (bit 3) is set to 1b.</li> <li>'1' = 06h will be the opcode used to unlock the status register on the SPI flash if WSR (bit 3) is set to 1b.</li> <li>This register is locked by the Vendor Component Lock (VCL) bit.</li> <li>Note: Refer to Table 6-3 for a description of how these bits is used.</li> </ul>
3	<ul> <li>Write Status Required (WSR) — RW:</li> <li>'0' = No automatic write of 00h will be made to the SPI flash's status register.</li> <li>'1' = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash performed by Host and GbE.</li> <li>This register is locked by the Vendor Component Lock (VCL) bit.</li> <li><i>Note:</i> Refer to Table 6-3 for a description of how these bits is used.</li> </ul>
2	<ul> <li>Write Granularity (WG) — RW:</li> <li>0: 1 Byte</li> <li>1: 64 Byte</li> <li>This register is locked by the Vendor Component Lock (VCL) bit.</li> <li>Notes: <ol> <li>If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components</li> <li>If using 64 B write, BIOS must ensure that multiple byte writes do not occur over 256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a feature in page writable SPI flash.</li> </ol> </li> </ul>



## Table 6-1.VSCC0 - Vendor-Specific Component Capabilities Register for SPI Component<br/>0 (Sheet 3 of 3)

Bit	Description
1:0	Block/Sector Erase Size (BES)— RW:         This field identifies the erasable sector size for Flash components.         Valid Bit Settings:         00: 256 Byte         01: 4 KByte         10: 8 KByte         11: 64 K         This register is locked by the Vendor Component Lock (VCL) bit.         Hardware takes no action based on the value of this register. The contents of this register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is less than FPBA.

## Table 6-2.VSCC1 - Vendor Specific Component Capabilities Register for SPI Component 1<br/>(Sheet 1 of 2)

Bit	Description
	Component Property Parameter Table Valid (CPPTV) - RO:
	This bit is set to a 1 if the Flash Controller detects a valid SFDP Component Property Parameter Table in SPI Component 1
31	If CPPTV bit is '0', software must configure the VSCC register appropriately. If CPPTV bit is '1', the corresponding parameter values discovered via SFDP will be used. In most cases, software is not required to configure the VSCC register. However, if the SFDP table indicates an erase size other than 4k byte, then the software is required to program the VSCC.EO register with the correct erase opcode.
30:16	Reserved
	Erase Opcode (EO)— RW:
15:8	This register is programmed with the Flash erase instruction opcode required by the vendor's Flash component.
	This register is locked by the Vendor Component Lock (VCL) bit.
	Quad Enable Requirements (QER)
7:5	<ul> <li>000 = Part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer permanently enables Quad capability (e.g. Micron, Numonyx).</li> <li>001 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to status register clears all bits in register 2, therefore status register writes MUST be two bytes. If the status register is unlocked and SFDP bits WSR or VSCC WSR is 1 then SPI controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register with every write/erase. (e.g. Winbond, AMIC, Spansion).</li> </ul>
	<ul> <li>O10 = Part requires bit 6 of status register 1 to be set to enable quad IO. If the status register is unlocked and SFDP WSR bit or VSCC WSR is 1 then flash controller cannot use the quad output, quad IO features of this part because the hardware will automatically write one byte of zeros to status register with every write/erase (e.g. Macronix).</li> <li>O11 = Part requires bit 7 of the configuration register to be set to enable Quad (e.g. Atmel).</li> <li>I00 = Part requires bit 9 in status register 2 to be set to enable quad IO. Writing one byte to the status register does not clear the second byte (SST/Microchip, Winbond).</li> </ul>
	Note: This register is locked by the Vendor Component Lock (VCL) bit.
	Write Enable on Write to Status (WEWS) — RW:
4	'0' = 50h will be the opcode used to unlock the status register if <b>WSR</b> (bit 3) is set to 1b. '1' = 06h will be the opcode used to unlock the status register if <b>WSR</b> (bit 3) is set to 1b.
	This register is locked by the Vendor Component Lock (VCL) bit.
	Refer to Table 6-3 for a description of how these bits is used.



#### Table 6-2. VSCC1 - Vendor Specific Component Capabilities Register for SPI Component 1 (Sheet 2 of 2)

Bit	Description
3	Write Status Required (WSR) — RW: '0' = No automatic write of 00h will be made to the SPI flash's status register '1' = A write of 00h to the SPI flash's status register will be sent on EVERY write and erase to the SPI flash performed by Host and GbE.
	This register is locked by the Vendor Component Lock (VCL) bit. <i>Note:</i> Refer to Table 6-3 for a description of how these bits is used.
	Write Granularity (WG) — RW: 0: 1 Byte 1: 64 Byte
2	This register is locked by the Vendor Component Lock (VCL) bit.
	If more than one Flash component exists, this field must be set to the lowest common write granularity of the different Flash components. If using 64 B write, BIOS must ensure that multiple byte writes do not occur over 256 B boundaries. This will lead to corruption as the write will wrap around the page boundary on the SPI flash part. This is a feature in page writeable SPI flash.
1:0	Block/Sector Erase Size (BES)— RW: This field identifies the erasable sector size for all Flash components. Valid Bit Settings: 00: 256 Byte 01: 4 KByte 10: 8 KByte 11: 64 K
	This register is locked by the Vendor Component Lock (VCL) bit.
	Hardware takes no action based on the value of this register. The contents of this register are to be used only by software and can be read in the HSFSTS.BERASE register in both the BIOS and the GbE program registers if FLA is less than FPBA.

**Erase Opcode (EO)** and **Block/Sector Erase Size (BSES)** should be set based on the flash part and the firmware on the platform.

• Either Write Status Required (WSR) or Write Enable on Write Status (WEWS) should be set on flash devices that require an opcode to enable a write to the status register. BIOS will write a 00h to the SPI flash's status register to unlock the flash part for every erase/write operation. If this bit is set on a flash part that has non-volatile bits in the status register then it may lead to pre-mature wear out of the flash and may result in undesired flash operation. Refer to Table 6-3 for a description of how these bits are set and what is the expected operation from the controller during erase/write operation.

#### Table 6-3.Description of How WSR and WEWS is Used

WSR	WEWS	Flash Operation	
1b	0b If the Enable Write Status Register opcode (50h) is needed to register. Opcodes sequence sent to SPI flash will bit 50h 01h		
1b	1b	If write enable (06h) will unlock the status register. Opcodes sequence sent to SPI flash will bit 06h 01h 00h.	
Ob	0 or 1b	Sequence of 60h is sent to unlock the SPI flash on EVERY write and erase that Processor or Intel GbE FW performs.	



*Note:* WSR or WEWS should be not be set on devices that use non volatile memory for their status register. Setting this bit will cause operations to be ignored, which may cause undesired operation. Ask target flash vendor if this is the case for the target flash. Refer 6.1 Unlocking SPI Flash Device Protection for Gemini Lake Platform and 6.2 Locking SPI Flash via Status Register for more information.

**Write Granularity (WG)** bit should be set based on the capabilities of the flash device. If the flash part is capable of writing 1 to 64 bytes (or more) with the 02h command you can set this bit 0 or 1. Setting this bit high will result in faster write performance. If flash part only supports single byte write only, then set this bit to 0. Setting this bit high requires that BIOS ensure that no multiple byte write operation does not cross a 256 Byte page boundary, as it will have unintended results. This is a feature of page programming capable flash parts.

**Vendor Component Lock (VCL)** should remain unlocked during development, but locked in shipping platforms. When **VCL** and **FLOCKDN** are set, it is possible that you may not be able to use in system programming methodologies including Intel Flash Programming Tool if programmed improperly. It will require a system reset to unlock this register and BIOS not to set this bits. Refer 6.4 Recommendations for Flash Configuration Lockdown and Vendor Component Lock Bits for more details.

All reserved bits should set to zeros.

### 6.6 Host VSCC Register Settings

To understand general guidelines for VSCC settings with different SPI flash devices, refer to **VSCCommn.bin content application note** (VSCCommn\_bin Content.pdf under Flash Image Tool directory). VSCCommn.bin contains SPI devices vendor ID, device ID and recommended VSCC values.



## 7 Intel<sup>®</sup> TXE Disable for Debug/ Flash Burning Purposes

This chapter is purely for debug purposes. Intel<sup>®</sup> TXE FW is the only supported configuration for Gemini Lake SOC SPI-based system.

## 7.1 Intel<sup>®</sup> TXE Disable

For purposes of in system programming the flash, Intel<sup>®</sup> TXE can be temporarily disabled using GPIO\_42 (Manufacturing mode jumper or Flash descriptor override jumper) asserted HIGH on the rising edge of RSM\_RST\_N.

*Note:* This is only valid as long as you do not specifically set the variable Flash Descriptor Override Pin-Strap Ignore in the Flash Image Tool to false.

## 7.1.1 Erasing/Programming Intel<sup>®</sup> TXE FW

If CPU/Host has access to TXE FW, then one could either erase/program the TXE FW to all FFh. If there is no access, then one must assert GPIO\_42 (Flash descriptor override strap) HIGH during the rising edge of RSM\_RST\_N. If there are Protected Range registers set, then you will not be able to program this w/o a BIOS option to turn off this protected range. (Refer 6.3 SPI Protected Range Register Recommendations) for more detail.

This depends on the board booting HW defaults for clock configuration. If any clock configuration is required for booting the platform that is not in the HW defaults, then this option may not work for you.



8

## Recommendations for SPI Flash Programming in Manufacturing Environments

It is recommended that the Intel<sup>®</sup> TXE be disabled when you are programming the IFWI region. Intel<sup>®</sup> TXE FW performs regular reads the TXE FW within the IFWI region. Therefore some bits may be changed after programming. Note that not all of these options will be optimal for your manufacturing process.

# Any method of programming SPI flash where the system is not powered will not result in any interference from $Intel^{®}$ TXE FW. The following methods are for $Intel^{®}$ TXE FW:

- Program via In Circuit Test System is not fully powered here.
- Program via external flash burn-in solution.
- Assert GPIO\_42 HIGH (Flash Descriptor Override Jumper) on the rising edge of RSM\_RST\_N.

Flash Descriptor SOC Configuration



## 9 Flash Descriptor SOC Configuration

The following section describes functionality and how to set soft strapping for a target platform. Improper setting of soft straps can lead to undesired operation and may lead to returns/recalls.

# 9.1 SOC Descriptor Record 0 (Flash Descriptor Records)

Flash Address: FPSBA + 000h Size

Size: 32 bit

Default Flash Address: 100h

Offset from 0	Bits	Default Value	Description	Usage	FI T Visible
0x100h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1, "Soft Strap Section for Gemini Lake Platform (GLK A0)"		Yes

# 9.2 SOC Descriptor Record 1 (Flash Descriptor Records)

Flash Address: FPSBA + 004h

Size: 32 bit

Default value: ff0000h

Default Flash Address: 104h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31:24	8'h00	Reserved		No
0x104h	23:16	8'hff	Reserved		No
	15:0	16'h0	Reserved		No



# 9.3 SOC Descriptor Record 2 (Flash Descriptor Records)

Flash Address: FISBA + 008h

Size: 8 bit

Default value: c800000h

Default Flash Address: 108h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31:30	2'h3	SPI Resume to Suspend Ceiling (spi_resume_to_suspend_ceiling): 11 = no ceiling, use the SFDP values 10 = 512 us 01 = 256 us 00 = 128 us		Yes
	29	1'h0	Reserved		No
	28	1'h1	SPI Suspend Resume Disable (spi_suspend_resume_disable): 0 = writes and erases may be suspended to allow a read to be issued 1 = disable transactions to a busy flash device, allow pri_op to a different flash device	Chicken bit to disable sending a pri_op to a flash device that is busy. The pri_op may still be issued to a different device.	Yes
0x108h	27:25	3'h4	SPI Resume Hold off Delay - tRHD (spi_resume_holdoff_delay): 3-bit field encodes count with range 0-7 tRHD = count * 2us 0 = 0us 1 = 2us 2 = 4us 3 = 6us 4 = 8us 5 = 10us 6 = 12us 7 = 14us	Resume Holdoff Delay (tRHD) Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible to be issued prior to the end of this delay time then the pri_op is issued and the timer is re-initialized to tRHD.	Yes
	24	1'h0	Reserved		No
	23	1'h0	Reserved		No
	22:20	3'h0	Reserved		No
	19:17	3'h0	Reserved		No
	16	1'h0	Reserved		No
	15	1'h0	Reserved		No
	14	1'h0	<ul> <li>SPI Stop Prefetch on Flush Pending (SPI_SPFP):</li> <li>O: Pre-fetching is allowed to complete prior to the flushing (default)</li> <li>1: Pre-fetching is prematurely ended if flushing event is detected.</li> </ul>	This soft-strap determines the reset t value of the BIOS Flash Program Register AFC.SPFP bit.	Yes



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	13		SPI Host Software Sequencing Enable Default (spi_host_ss_enable_default):	This strap sets the default value of the CSME ICE.HSSEN register.	Yes
		1'h0	<ul> <li>0: host software sequencing defaults to disabled</li> <li>(default)</li> <li>1: host software sequencing defaults to enabled</li> </ul>		
			SPI enable device 1 deep powerdown		Yes
			(SPI_EN_D1_DEEP_PWRDN):		
	12	1'h0	<ul> <li>0: flash controller does not implement enter/exit deep powerdown for this device (default)</li> <li>1: flash controller implements enter/exit deep powerdown to this device if it discovers capability via SFDP</li> </ul>		
			SPI enable device 0 deep powerdown (SPI_EN_D0_DEEP_PWRDN):		Yes
	11	1'h0	<ul> <li>0: flash controller does not implement enter/exit deep powerdown for this device (default)</li> <li>1: flash controller implements enter/exit deep powerdown to this device if it discovers capability via SFDP</li> </ul>		
			SPI Enable Delay before RPMC busy poll (SPI_DLY_RPMC_BUSY_POLL):		Yes
<b>0x108h</b> (Cont'd)	10	1'h0	1 = SPI controller may delay the start of polling for flash device busy after an RPMC operation 0 = SPI controller must start polling immediately after issuing any RPMC command.		
			SPI Enable Delay before erase busy poll (SPI_DLY_ER_BUSY_POLL):		Yes
	9	1'h0	'0': SPI controller must start polling immediately after issuing the erase command <b>(default)</b> '1': SPI controller may delay the start of issuing read_status to poll for flash device busy after an erase operation		
			SPI Enable Delay before write busy poll (SPI_DLY_WR_BUSY_POLL):		Yes
	8	1'h0	'0': SPI controller must start polling immediately after issuing the write command (default) '1': SPI controller may delay the start of issuing read_status to poll for flash device busy after a write operation		
	7	1'h1	Reserved		No
			Boot Block Size (BOOT_BLOCK_SIZE): This strap was previously known as Top Swap	This soft strap only applies when booting from SPI. Boot from LPC (FWH) only supports a 64KB boot block	Yes
	6:4	3'h0	Block Size. 000: 64KB: Invert A16 if Top Swap is enabled (default)	size (Invert A16) and this soft strap value is a don't care.	
	0.4		001: 128KB: Invert A17 if Top Swap is enabled 010: 256KB: Invert A18 if Top Swap is enabled 011: 512KB: Invert A19 if Top Swap is enabled 100: 1MB: Invert A20 if Top Swap is enabled 101-111 : Reserved	Note No bits are inverted if a Reserved encoding is programmed.	

Flash Descriptor SOC Configuration



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	3	1'h0	Reserved		No
0x108h	2	1'h0	Reserved		No
(Cont'd)	1	1'h0	Reserved		No
	0	1'h0	Reserved		No



## SOC Descriptor Record 3 (Flash Descriptor Records) 9.4

Flash Address: FISBA + 00ch

Size: 32 bit

Default value: 665h

Default Flash Address: 10ch

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31:28	4'h0	Reserved		No
	27	1'h0	Reserved	Reserved	No
	26:24	3'h0	Reserved		No
	23:16	8'h0	Reserved		No
	15	1'h0	Touch Spread Spectrum Clock Enable (spi_touch_spread_spectrum_clock_ena ble): 0: disable spread-spectrum clock source, use ring oscillator 1: enable spread-spectrum clock source	Enable the use of the spread- spectrum clock source when generating the SPI_CLK for Touch	Yes
	14	1'h0	Reserved		No
	13:11	3'h0	Reserved		No
0x10ch	10:8	3'h6	SPI TPM Clock Frequency (STCF): 000: 120MHz 001: 60MHz 010: 48MHz 011: 40 MHz (not supported) 100: 30 MHz 101: 24 MHz (not supported) 110: 17 MHz (default) 111: Reserved	This field identifies the serial clock frequency for TPM on SPI. This field is undefined if the TPM on SPI is disabled either by soft- strap or fuse. This field is defined with a broad range to support SOC implementations. The listed frequencies are approximate.	Yes
ox room	7	1'h0	Reserved		No
	6:4	3'h6	Touch Maximum Frequency (TOUCH_MAX_FREQ):           000: 120MHz           001: 60MHz           010: 48MHz           011: 40 MHz (not supported)           100: 30 MHz           101: 24 MHz (not supported)           110: 17 MHz (default)           111: Reserved	This field allows the OEM to set an upper limit on the frequency for Touch transactions. CSxE firmware will used the value in this field along with data from the Touch device's capability register to program the Touch Controller Configuration Register.	Yes
	3:0	4'h5	SPI Idle to Deep Power Down Timeout Default (SPI_IDLE_DEEP_PWRDN_DEFAULT_TIM E): Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Powerdown. Time = 2^N microseconds 5 = Default		Yes



# 9.5 SOC Descriptor Record 4 (Flash Descriptor Records)

Flash Address: FISBA + 010h

Size: 32 bit

Default value: 00h

Default Flash Address: 110h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31	1'h0	Write Protection Enable: 0 = Ignore Base and Limit Fields in GPR0 1 = Base and Limit fields are valid in GPR0 and write/erases must be blocked by HW (directed to addresses between base and limit)	Base/limit are inclusive	Yes
0x110h	30:16	15'h000	Protected Range Limit: 0000h = Protected Range Limit Address 0FFFh 0001h = Protected Range Limit Address 1FFFh 0002h = Protected Range Limit Address 2FFFh  5FFFh = Protected Range Limit Address 5FFFFFh 6FFFh = Protected Range Limit Address 6FFFFFh 7FFFh = Protected Range Limit Address 7FFFFFh	This field corresponds to FLA (Flash Linear Address) address bits 26:12 and specifies the upper limit of the protected range. Address bits 11:0 are assumed to be FFFh for the limit comparison. Any address greater than the value programmed in this field is unaffected by this protected range. <b>Note:</b> Note: If either Write or Read protection is enabled, then Limit must be configured greater than or equal to Base.	Yes
	15	1′h0	Read Protection Enable: 0 = Ignore Base and Limit Fields in GPR0 1 = Base and Limit fields are valid in GPR0 and reads must be blocked by HW (directed to addresses between base and limit)	Base/limit are inclusive	Yes
	14:0	15'h0	Protected Range Base: 0000h = Protected Range Base Address 0000h 0001h = Protected Range Base Address 1000h 0002h = Protected Range Base Address 2000h  5FFFh = Protected Range Base Address 5FFF000h 6FFFh = Protected Range Base Address 6FFF000h 7FFFh = Protected Range Base Address 7FFF000h	This field corresponds to FLA (Flash Linear Address) address bits 26:12 and specifies the lower base of the protected range. Address bits 11:0 are assumed to be 000h for the base comparison. Any address less than the value programmed in this field is unaffected by this protected range. <b>Note:</b> Note: If either Write or Read protection is enabled, then Limit must be configured greater than or equal to Base	Yes

*Note:* The SOC provides a method for blocking writes and reads to specific ranges in the SPI flash when the Protected Ranges are enabled. This is achieved by checking the read or write cycle type and the address of the requested command against the base and limit fields of a Read or Write Protected range. Protected range (Host PRn, TXE PRn, IE PRn), Host GPRO, and TXE WPRO register protections apply to all flash accesses except direct reads (BIOS, TXE). The register protections also do not apply to SPI controller



hardware-initiated descriptor reads. The BIOS PRn protected range registers only apply to BIOS accesses, the TXE PRn protected range registers only apply to TXE accesses, etc. In contrast, the TXE's WPRO and the host GPRO apply to all masters. The range specified in the Flash Range registers are allowed to span any addresses, independent of whether that master has read or write access to the region(s) in, or partially in, the protected address range.

# 9.6 SOC Descriptor Record 5 (Flash Descriptor Records)

Flash Address: FPSBA + 014h

Size: 32 bit

Default value: 600304h

Default Flash Address: 114h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31:29	3'h0	Reserved		No
	28:26	3'h0	Reserved		No
	25	1'h0	Reserved		No
	24	1'h0	Reserved		No
	23	1'h0	Reserved		No
	22	1'h1	Reserved		No
	21	1'h1	Reserved		No
	20:19	2'h0	Reserved		No
	18:16	3'h0	Reserved		No
	15:13	3'h0	Reserved		No
0x114h	12	1'h0	Reserved		No
	11:10	2'h0	Reserved		No
	9	1'h1	Reserved		No
	8	1'h1	CRC Check for EC - For Slave 0 (EC/BMC) - (ec_crcchk_dis): 1'b0 = CRC checking is enabled 1'b1 = CRC checking is disabled		Yes
	7	1'h0	Reserved		No
	6	1'h0	Reserved		No
	5:3	3'h0	Reserved		No



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
			EC Boot Load - For Slave 0 (EC/BMC) - (ec_boot_dis):	EC_BOOT_LOAD_DONE is internally forced asserted immediately	Yes
0x114h (Cont'd)	2	1'h0	1'b0 = EC (Slave0) is allowed to load its boot code from the PCH via MAFS; PCH (eSPI+PMC) will wait for SLAVE_BOOT_LOAD_DONE VW to be asserted before proceeding with the rest of the boot flow; EC is required to assert this VW whether or not it loads its code from PCH Flash 1'b1 = PCH (eSPI+PMC) will not gate its boot flow for EC to boot its code;		
	1	1'h0	Reserved		No
	0	1'h0	Reserved		No

# 9.7 SOC Descriptor Record 6 (Flash Descriptor Records)

Flash Address: FPSBA + 018h

Size: 32 bit

Default value: 10 0000h

Default Flash Address: 118h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31:27	5'h0	Reserved		No
	26:24	3'h0	Reserved		No
	23	1'h0	Reserved		No
	22	1'h1	eSPI bus low frequency (div-by-8) mode (espi_freq_divby8_ovrd): 0 = eSPI Low Freq Debug Mode Enabled 1 = eSPI Low Freq Debug Mode Disabled (default)		Yes
	21:20	2'h1	Reserved		No
0x118h	19	1'h0	Reserved		No
	18:16	3'h0	Reserved		No
	15	1'h0	Reserved		No
	14:12	3'h0	Reserved		No
	11:9	3'h0	Reserved		No
	8	1'h0	Reserved		No
	7:5	3'h0	Reserved		No
	4:2	3'h0	Reserved		No
	1	1'h0	Reserved		No
	0	1'h0	Reserved		No



# 9.8 SOC Descriptor Record 7 (Flash Descriptor Records)

Flash Address: FPSBA + 01ch

Size: 32 bit

Default value: 00h

Default Flash Address: 11ch

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	31	1'h0	Reserved		No
	30	1'h0	Reserved		No
	29	1'h0	Reserved		No
	28	1'h0	Reserved		No
	27	1'h0	Reserved		No
0x11ch	26	1'h0	Reserved		No
UX I ICII	25	1'h0	Reserved		No
	24	1'h0	Reserved		No
	23	1'h0	Reserved		No
	22	1'h0	Reserved		No
	21	1'h0	Reserved		No
	20	1'h0	Reserved		No



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	19	1'h0	Reserved		No
	18	1'h0	Reserved		No
	17	1'h0	Reserved		No
	16	1'h0	Reserved		No
	15	1'h0	Reserved		No
	14	1'h0	Reserved		No
	13	1'h0	Reserved		No
	12	1'h0	Reserved		No
	11	1'h0	Reserved		No
	10	1'h0	Reserved		No
	9	1'h0	Reserved		No
	8	1'h0	Reserved		No
	7	1'h0	SPI Soft Strap Emulation of IFP DnX Boot Disabled (SSS_EMUL_IFP_DNX_BOOT_SOURCE_DI SABLED): 0 = DnX Enabled (default) 1 = DnX Disabled		Yes
<b>0x11ch</b> (Cont'd)	6	1'h0	SPI Soft Strap Emulation of IFP SPI Boot Source Disabled (SSS_EMUL_IFP_SPI_BOOT_SOURCE_DIS ABLED): 0 = SPI Boot Source Enabled (default) 1 = SPI Boot Source Disabled		Yes
	5	1'h0	Reserved		No
	4	1'h0	SPI Soft Strap Emulation of IFP eMMC Boot Source Disabled (SSS_EMUL_IFP_EMMC_BOOT_SOURCE_ DISABLED) 0 = eMMC Boot Source Enabled (default) 1 = eMMC Boot Source Disabled		Yes
	3	1'h0	SPI Soft Strap Emulation IFP Pre Boot Source Enable (SSS_EMUL_EN_IFP_PRE_BOOT_SOURCE ): 0 = Use real IFP fuses (default) 1 = Use SPI soft strap emulation bits	This must be enabled first before using the straps noted below as dependent. If not enabled, the dependent straps will be ignored. Dependent straps [bits 7:4]: SSS_EMUL_IFP_*_BOOT_SOU RCE_DISABLED This strap will be set by FIT automatically if any of the boot source emulation IFPs are enabled.	Νο



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
	2	1'h0	SPI Soft Strap Emulation Override SoC Device Reuse HVM fuse value (SSS_EMUL_HVM_OVR_SOC_DEV_REUSE _PROHIBITED): 0 = Use real value of SoC Dev Reuse prohibited HVM fuse (default) 1 = Override SoC Dev Reuse HVM fuse value with 1 (i.e disallow it)	This allows engineering / validation to dynamically change behavior of systems for testing flows in which SoCs do not get re-used, without pre-ordering them.	Yes
<b>0x11ch</b> (Cont'd)	1	1'h0	SPI Soft Strap Emulation Enable (SSS_EMUL_EN): 0 = SPI Soft Strap Emulation Disabled (default) 1 = SPI Soft Strap Emulation Enabled	Enables the capability to emulate IFPs. This strap must be enable first to enable the emulation of any IFP fuse.	Yes
	0	1'h0	TXE ROM Bypss Enable Softstrap (CSE_ROM_Bypass_Enable_Softstrap):0 = TXE ROM Bypass disabled (default)1 = TXE ROM Bypass enabled	ROM Bypass can be achieved through this IFP emulation strap or through the HW strap on pre-production silicon only. <b>Note:</b> BXT-0/1, can only invoke ROM Bypass by HW strap.	Yes

#### **SOC Descriptor Record 8 (Flash Descriptor** 9.9 **Records**)

Flash Address: FPSBA + 020h Size: 32 bit

Default Flash Address: 120h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x120h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.9, "ISH Straps (Record 8)"		No

## SOC Descriptor Record 8a (Flash Descriptor Records) 9.10

Flash Address: FPSBA + 024h Size: 32 bit

Default Flash Address: 124h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x124h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.10, "ICLK Straps (Record 8a)"		No

#### 9.11 **SOC Descriptor Record 9 (Flash Descriptor Records**)

Flash Address: FPSBA + 028h

Size: 32 bit

Default Flash Address: 128h



Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x128h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.11, "USBx Straps (Record 9)"		Yes

# 9.12 SOC Descriptor Record 10 (Flash Descriptor Records)

Flash Address: FPSBA + 02ch Size: 32 bit

Default Flash Address: 12ch

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x12ch	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.12, "EXI Straps (Record 10)"		Yes

## 9.13 SOC Descriptor Record 11 (Flash Descriptor Records)

Flash Address: FPSBA + 030h Size: 32 bit

Default Flash Address: 130h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x130h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.13, "FIA Straps (Record 11)"		Yes

## 9.14 SOC Descriptor Record 12a (Flash Descriptor Records)

Flash Address: FPSBA + 034h Size: 64 bit

Default Flash Address: 134h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x134h	63:0	Refer Section	This configuration is replicated from Section 11.1.2.1.14, "PCIe (x2 Controller) Straps (Record 12a)"		Yes



# 9.15 SOC Descriptor Record 12b (Flash Descriptor Records)

Flash Address: FPSBA + 03ch

Size: 64 bit

Size: 32 bit

Default Flash Address: 13ch

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x13ch	63:0	Refer Section	This configuration is replicated from Section 11.1.2.1.15, "PCIe (x4 Controller) Straps (Record 12b)"		Yes

# 9.16 SOC Descriptor Record 13 (Flash Descriptor Records)

Flash Address: FPSBA + 044h

Default Flash Address: 144h

0	ffset from 0	Bits	Default Value	Description	Usage	FIT Visible
	0x144h	31:0		This configuration is replicated from Section 11.1.2.1.16, "SATA Straps (Record 13)"		Yes

# 9.17 SOC Descriptor Record 13a (Flash Descriptor Records)

Flash Address: FPSBA + 048h Size: 64bit

Default Flash Address: 148h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x148h	63:0	Refer Section	This configuration is replicated from Section 11.1.2.1.17, "GPIO North Fuse Straps (Record 13a)"		Yes

# 9.18 SOC Descriptor Record 13b (Flash Descriptor Records)

Flash Address: FPSBA + 050h

Size: 32 bit

Default Flash Address: 150h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x150h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.18, "GPIO SSC Fuse Straps (Record 13b)"		Yes



### SOC Descriptor Record 14 (Flash Descriptor Records) 9.19

Flash Address: FPSBA + 044h

Size: 32 bit

Default Flash Address: 144h

Offset from 0	Bits	Default Value	Description	Usage	FIT Visible
0x144h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.19, "SMBus Straps (Record 14)"		Yes

#### 9.20 SOC Descriptor Record 15 (Flash Descriptor Records)

Flash Address: FPSBA + 048h

Size: 32 bit

Default Flash Address: 148h

Offset fron 0	Bits	Default Value	Description	Usage	FIT Visible
0x148h	31:0	Refer Section	This configuration is replicated from Section 11.1.2.1.20, "IPC SPI Straps (Record 15)"		Yes



## 10 Signed Master Image Profile (SMIP)

### 10.1 Overview

*Signed Master Image Profile (SMIP)* contains platform-specific data that firmware and software may find necessary in generating specific platform behavior. Currently, only an OEM-signed SMIP is in use.

The SMIP is required to begin with a SMIP Descriptor Table (SDT) that helps locate the remaining blocks within the SMIP. Required blocks in SMIP are those dedicated for TXE, PMC, IAFW respectively in that order. SDT structure is defined below.

#### Table 10-1. SMIP Descriptor Table


Name	Offset	Size (Bytes)	Description
Number of Descriptors	0	2	Number of SMIP blocks ('n') inside this SMIP structure
Size of SMIP	2	2	Size, in bytes, of this SMIP structure (including the SDT structure)
Block 0 Type	4	2	Type of block 0. Can be one of the following: 0 = TXE 1 = PMC 2 = IAFW
Block 0 Offset	6	2	Offset of block 0
Block 0 Length	8	2	Length of block 0 in bytes
Block 0 Reserved	10	2	Must be 0
Block 1 Type	12	2	
Block 1 Offset	14	2	
Block 1 Length	16	2	Length of block 1 in bytes
Block 1 Reserved	18	2	Must be 0
Block 'n-1' Type			
Block 'n-1' Offset			
Block 'n-1' Reserved			
Block 'n-1' Reserved			



### 10.2 SMIP Tools


As you can see below, this is a high level of how SMIP is created using FIT:

Figure 10-1. SMIP Image Creation



As shown in the figure above, FIT will generate the SMIP binary given the XML configuration of each strap. Internally, FIT will call MEU (Manifest Extension Utility) and OpenSSL to create the SMIP manifest and sign it given the SMIP key. During Boot, SMIP is verified by TXE engine then given to each component as trusted configuration.

#### Figure 10-2. SMIP Image Verification during platform bring up







## 11 Gemini Lake TXE SMIP Configurations

## 11.1 OEM TXE SMIP (GLK)

SMI P Offset	Size in Bytes	Description	Comments
0x0	72	USB Descriptor	Refer Section 11.1.1, "USB DnX (Descriptor) of TXE SMIP"below for details on the straps
0x48	128	Soft Straps	Refer Section 11.1.2, "Soft Strap Section of TXE SMIP"below for details on the straps
0xC8	4	TPM Configuration and Boot Guard OEM Policy	<b>Refer</b> Section 11.1.3, "TPM Configuration and Boot Guard OEM Policy of TXE SMIP"

### 11.1.1 USB DnX (Descriptor) of TXE SMIP

Offset from 0x0	Bytes	Default Value	Description	Usage	FIT Visible
	71:70	16'h0	Reserved		No
	69	8'h1E <sup>1</sup>	USB Ping Time-out: 0x1E = 30 seconds time-out	Time-out in SECONDS Used by ROM DnX logic to wait for ping from host before timing out	Yes
				If this field is set to 0 then cable detection is DISABLED	
	68	8'h1E <sup>2</sup>	USB Enumeration Time-out 0x1E = 30 seconds time-out	Time-out in SECONDS Used by ROM DnX logic to wait for enumeration from host before timing out.	Yes
0x000h				If this field is set to 0 then cable detection is DISABLED	
	67:36	32'h00	USB String Descriptor 2: Null terminated Ascii string used by ROM to communicate product string (31 characters) to recovery host	If this descriptor is not defined by OEM, identified by all 0's, ROM will use default descriptors	Yes
	35:4	32'h00	USB String Descriptor 1: Null terminated Ascii string used by ROM to communicate manufacturer string (31 characters) to recovery host.	If this descriptor is not defined by OEM, identified by all 0's, ROM will use default descriptors.	Yes
	3:0	16'h0	Reserved		No

Offset: Starting at offset 0x000 of TXE SMIP

Notes:

1. This field will not be used at EOM

2. This field will not be used at EOM



### 11.1.2 Soft Strap Section of TXE SMIP

#### 11.1.2.1 Soft Strap Section for Gemini Lake Platform (GLK A0)

Offset: Starting at offset 0x48 of TXE SMIP

#### 11.1.2.1.1 PUnit Straps (Record 0)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:23	8′h0	Reserved, set to '0'		No
	22	1′h0	Thermal Throttle Unlock (THERMAL_THROTTLE_UNLOCK): 0 = Locked (default) 1 = Unlocked	Soft strap configured by the OEM to 'allow' disabled thermal throttling. Typical manufacturing recipes for our silicon force thermal throttling to be enabled. However, for some select products, customers wish to disable thermal throttling. For those products, the SOC must be fused to allow for thermal throttling disable (THERMAL_THROTILE_UNLOCK=1) *and* this strap must be set by the customer. Both conditions being true will allow customers to successfully disable thermal throttling by writing the IA32_MISC_ENABLES MSR.	Yes
0x00h	21	1'h0	Extended Reliability Enable (EXTENDED_RELIABILITY_ENABLE): 0 = Disable (default) 1 = Enable	Soft strap configured by the OEM to define whether or not the extended reliability mode is enabled for this part. When the extended reliability mode is enabled, the IA/GT/IUNIT max ratio offset fuses are used to clip the respective maximum clock frequency to acceptable levels for the extended reliability. Typically, this feature is used in conjunctions with in-vehicle or other applications that are subject to a greater range of thermal stress and/or longer lifetime reliability requirements	Yes
	20	1′h0	Soft SVID Disable (SOFTSTRAP_SVID_DISABLE): 0 = Enable (default) 1 = Disable	Software configurable strap disable for SVID. Used for debug purposes only	Yes
	19:16	4'h0	Reserved		No
	15	1′h0	Reserved		No
	14:11	4'h0	Reserved		No



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	10	1'h0	Reserved		No
	9:6	4'h0	Rail 1 SVID ID (SVID_RAIL1_ID): 0 = I2C VR Type (default) 2 = SVID VR Type	This contains the PMIC Rail ID for SVID Rail 1, aka Vnn. PCODE uses this to program the SVID_RAIL1_CONFIG_AND_STATUS register during reset.	Yes
0x00h (Cont'd)	5	1'h0	Rail 1 Alert Polling Enable (SVID_RAIL1_VALID): 0 = 12C VR Type (default) 1 = SVID VR Type	This bit defines whether the STATUS1 register for Rail 1 must be polled on Alert# assertions or not.	Yes
	4:1	4'h0	Rail O SVID ID (SVID_RAILO_ID): 0 = SVID OR I2C VR Type (default) Other = reserved	This contains the PMIC Rail ID for SVID Rail 0, i.e. Vccgi. PCODE uses this to program the SVID_RAILO_CONFIG_AND_STATUS register during reset.	Yes
	0	1'h0	Rail 0 Alert Polling Enable (SVID_RAILO_VALID): 0 = 12C VR Type (default) 1 = SVID VR Type	This bit defines whether the STATUS1 register for Rail 0 must be polled on Alert# assertions or not.	Yes

#### 11.1.2.1.2 SPI Straps (Record 1)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x004h	31:0	Refer Section	This configuration is replicated from Section 9.2, "SOC Descriptor Record 1 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.3 SPI Straps (Record 2)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x008h	31:0	Refer Section	This configuration is replicated from Section 9.3, "SOC Descriptor Record 2 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.4 SPI Straps (Record 3)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x00ch	31:0	Refer Section	This configuration is replicated from Section 9.4, "SOC Descriptor Record 3 (Flash Descriptor Records)"		Yes



#### 11.1.2.1.5 SPI Straps (Record 4)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x010h	31:0	Refer Section	This configuration is replicated from Section 9.5, "SOC Descriptor Record 4 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.6 SPI Straps (Record 5)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x014h	31:0	Refer Section	This configuration is replicated from Section 9.6, "SOC Descriptor Record 5 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.7 SPI Straps (Record 6)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x018h	31:0	Refer Section	This configuration is replicated from Section 9.7, "SOC Descriptor Record 6 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.8 TXE Straps (Record 7)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x01ch	31:0	Refer Section	This configuration is replicated from Section 9.8, "SOC Descriptor Record 7 (Flash Descriptor Records)"		Yes

#### 11.1.2.1.9 ISH Straps (Record 8)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:27	5'h0	Reserved		No
	26:25	2'h0	Reserved		No
0x020h	24	1'h0	Reserved		No
0x02011	23:16	8'h0	Reserved		No
	15:8	8'h50	Reserved		No
	7:0	8'h07	Reserved		No

#### 11.1.2.1.10 ICLK Straps (Record 8a)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x024h	31:1	31h0	Reserved		No



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	0	1'h0	Reserved		No



#### 11.1.2.1.11 USBx Straps (Record 9)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:15	17′h0	Reserved		No
	14	1'h0	USB3/SSIC Port 7 Ownership (USB3_SSIC_PORT7_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 7 Ownership between USB3/SSIC when owned by XHC.	Yes
	13	1'h0	USB3/SSIC Port 6 Ownership (USB3_SSIC_PORT6_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 6 Ownership between USB3/SSIC when owned by XHC. This strap should be programmed to 0 since port6 is not SSIC capable.	Yes
	12	1'h0	USB3/SSIC Port 5 Ownership (USB3_SSIC_PORT5_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 5 Ownership between USB3/SSIC when owned by XHC. This strap should be programmed to 0 since port5 is not SSIC capable.	Yes
	11	1'h0	USB3/SSIC Port 4 Ownership (USB3_SSIC_PORT4_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 4 Ownership between USB3/SSIC when owned by XHC. This strap should be programmed to 0 since port4 is not SSIC capable.	Yes
0x028h	10	0 1'h0	USB3/SSIC Port 3 Ownership (USB3_SSIC_PORT3_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 3 Ownership between USB3/SSIC when owned by XHC. This strap should be programmed to 0 since port3 is not SSIC capable.	Yes
	9	1'h0	USB3/SSIC Port 2 Ownership (USB3_SSIC_PORT2_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 2 Ownership between USB3/SSIC when owned by XHC. This strap should be programmed to 0 since port2 is not SSIC capable.	Yes
	8	8 1'h0	USB3/SSIC Port 1 Ownership (USB3_SSIC_PORT1_STRAP): 0 = USB3 (default) 1 = SSIC	Straps to decide Port 1 Ownership between USB3/SSIC. This strap should be programmed to 0 since Port1 is not SSIC capable.	Yes
	7	1'h0	Reserved		No
	6	1'h0	XHC Port 7 Ownership (XHC_PORT7_OWNERSHIP_STRAP): 0 = XHC (default) 1 = Non-XHC	Straps to decide XHCI Port 7 Ownership between XHCI and non- XHCI. Since XHC_PORT7_OWNERSHIP fuse is set to 2'b10, this strap is don't care.	Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x028h (Cont'd)	5	1'h0	XHC Port 6 Ownership (XHC_PORT6_OWNERSHIP_STRAP): 0 = XHC (default) 1 = Non-XHC	Straps to decide XHCI Port 6 Ownership between XHCI and non- XHCI. Set it to "0" to assign that port to XHCI. Setting it to "1" will disable that port for XHCI and FIA can assign that port to PCIe/SATA.	Yes
	4	1'h0	XHC Port 5 Ownership (XHC_PORT5_OWNERSHIP_STRAP): 0 = XHC (default) 1 = Non-XHC	Straps to decide XHCI Port 5 Ownership between XHCI and non- XHCI. Set it to "0" to assign that port to XHCI. Setting it to "1" will disable that port for XHCI and FIA can assign that port to PCIe/SATA.	Yes
	3	1'h0	XHC Port 4Ownership (XHC_PORT4_OWNERSHIP_STRAP): 0 = XHC 1 = Non-XHC (default)	Straps to decide XHCI Port 4 Ownership between XHCI and non- XHCI. Set it to "0" to assign that port to XHCI. Setting it to "1" will disable that port for XHCI and FIA can assign that port to PCIe/SATA.	Yes
	2	1'h0	XHC Port 3 Ownership (XHC_PORT3_OWNERSHIP_STRAP): 0 = XHC 1 = Non-XHC (default)	Straps to decide XHCI Port 3 Ownership between XHCI and non- XHCI. Set it to "0" to assign that port to XHCI. Setting it to "1" will disable that port for XHCI and FIA can assign that port to PCIe/SATA.	Yes
	1	1'h0	XHC Port 2 Ownership (XHC_PORT2_OWNERSHIP_STRAP): 0 = XHC (default) 1 = Non-XHC	Straps to decide XHCI Port 2 Ownership between XHCI and non- XHCI. This strap should be programmed to 0 since Port2 is always owned by XHCI.	Yes
	0	1'h0	XHC Port 1 Ownership (XHC_PORT1_OWNERSHIP_STRAP): 0 = XHC (default) 1 = Non-XHC	Straps to decide XHCI Port 1 Ownership between XHCI and non- XHCI. This strap should be programmed to 0 since Port1 is always owned by XHCI.	Yes

11.1.2.1.12	<b>EXI Straps</b>	(Record 10)
1 1 . 1 . 2 . 1 . 1 2	EXI Strups	

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:24	8′h0	Reserved		No
	23:22	2'h0	Reserved		No
	21:20	2'h0	Reserved		No
	19:18	2'h0	PCIe/USB3 Combo Port 1 Strap (PCIE_USB3_P1_STRP): 00 = Statically assigned to USB3 (default) 01 = Statically assigned to PCI Express 10 = Reserved 11 = Reserved		Yes
	17:16	2'h0	PCIe/USB3 Combo Port 0 Strap (PCIE_USB3_PO_STRP): 00 = Statically assigned to USB3 (default) 01 = Statically assigned to PCI Express 10 = Reserved 11 = Reserved		Yes
	15:13	3'h0	Reserved		Yes
0x02ch	12	1'h0	UFS Combo Port 0 Strap (UFSCP0_STRP): 0 = Statically assigned to non-UFS Ports (default) 1 = Statically assigned to UFS Port 0		Yes
	11:8	4'h0	Reserved		No
	7:6	2'h0	Reserved		No
	5	1'h0	USB3/SSIC Combo Port 2 Strap (USB3P2_SSICP2_STRP) 0 = Statically assigned to USB3 (default) 1 = Statically assigned to SSIC		Yes
	4	1'h0	USB3/SSIC Combo Port 1 Strap (USB3P1_SSICP1_STRP) 0 = Statically assigned to USB3 (default) 1 = Statically assigned to SSIC		Yes
	3:0	4'h0	Reserved		No

Note:

Refer to Chapter 12 for details regarding mapping Combo Port to ModPHY Lane number. You may also refer to GLK PDG and EDS for port & ModPHY Lane mappings.



#### 11.1.2.1.13 FIA Straps (Record 11)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:24	8′h0	Reserved		No
	23:22	2'h0	Reserved		No
	21:20	2'h0	Reserved		No
	19:18	2'h0	Reserved		No
	17:16	2'h0	USB3/SATA Combo Port 0 Strap (USB3_SATA_PO_STRP): 00 = USB3 (default) 01 = SATA 10: Reserved 11 = Reserved		Yes
	15:14	2'h0	Reserved		No
0x030h	13:12	2'h0	PCIe/USB3 Combo Port 2 Strap (PCIE_USB3_P2_STRP): 00 = USB3 (default) 01 = PCIE 10: Reserved 11 = Reserved		Yes
	11:10	2'h0	PCIe/USB3 Combo Port 1 Strap (PCIE_USB3_P1_STRP): 00 = USB3 01 = PCIE (default) 10: Reserved 11 = Reserved		Yes
	9:8	2'h0	PCIe/USB3 Combo Port 0 Strap (PCIE_USB3_P0_STRP): 00 = USB3 01 = PCIE (default) 10: Reserved 11 = Reserved		Yes
	7:3	8′h0	Reserved		No
	2	1'h1	Staggering Enable (SE): 0 = Disable 1 = Enable (default)		Yes
	1:0	8′h0	Reserved		No

*Note:* Refer to Chapter 12 for details regarding mapping Combo Port to ModPHY Lane number. You may also refer to GLK PDG and EDS for port & ModPHY Lane mappings.

#### 11.1.2.1.14 PCIe (x2 Controller) Straps (Record 12a)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	63:56	8'h0	Reserved		No
0x034h	55:48	8'h0	Reserved		No
	47	1'h0	Reserved		No



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	46	1'h0	Reserved		No
	45	1'h0	Reserved		No
	44	1'h0	Reserved		No
	43	1'h0	Reserved		No
	42	1'h0	Reserved		No
	41	1'h0	Reserved		No
	40	1'h0	Reserved		No
	39:32	8'h0	Reserved		No
	31	1'h0	PCIe Port 3 Non-Common Clock With SSC Mode Enable Strap (P3PNCCWSSCMES):		Yes
			0 = Disabled <b>(default)</b> 1 = Enabled		
	30	0 1'h0	PCIe Port 2 Non-Common Clock With SSC Mode Enable Strap (P2PNCCWSSCMES):		Yes
			0 = Disabled <b>(default)</b> 1 = Enabled		
	29	29 1'h0	PCIe Port 1 Non-Common Clock With SSC Mode Enable Strap (P1PNCCWSSCMES):		Yes
0x034h (cont)			0 = Disabled <b>(default)</b> 1 = Enabled		
	28	1'h0	PCIe Port 0 Non-Common Clock With SSC Mode Enable Strap (POPNCCWSSCMES): 0 = Disabled (default)		Yes
			1 = Enabled		
	27:24	4'h0	Reserved		No
	23:16	8'h0	Reserved		No
	15	1'h0	Reserved		No
	14	1'h1	Reserved		No
	13	1'h0	Reserved		No
	12:11	2'h0	Root Port Configuration (RPCFG): 01 = 1x2 Port 1 (x2), Port 2 (disabled) 00 = 2x1 Ports 1-2 (x1) (default)		No
	10	1'h0	Lane Reversal (LNREV): 0 = No Lane Reversal (default) 1 = Lane Reversal	When "0", PCIe Lanes 0-3 are not reversed. When "1", PCIe Lanes 0-3 are reversed.	No
	9:8	2'h0	Reserved		No
	7:0	8'h0	Reserved		No



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	63:56	8'h0	Reserved		No
	55:48	8'h0	Reserved		No
	47	1'h0	Reserved		No
	46	1'h0	Reserved		No
	45	1'h0	Reserved		No
	44	1'h0	Reserved		No
	43	1'h0	Reserved		No
	42	1'h0	Reserved		No
	41	1'h0	Reserved		No
	40	1'h0	Reserved		No
0x03ch	39:32	8'h0	Reserved		No
	31	1'h0	PCIe Port 3 Non-Common Clock With SSC Mode Enable Strap (P3PNCCWSSCMES): 0 = Disabled (default) 1 = Enabled	Not used	No
	30	1'h0	PCIe Port 2 Non-Common Clock With SSC Mode Enable Strap (P2PNCCWSSCMES): 0 = Disabled (default) 1 = Enabled	Not used	No
	29	1'h0	PCIe Port 1 Non-Common Clock With SSC Mode Enable Strap (P1PNCCWSSCMES): 0 = Disabled (default) 1 = Enabled	Corresponds to port 5	Yes

#### 11.1.2.1.15 PCIe (x4 Controller) Straps (Record 12b)



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	28	1'h0	PCIe Port 0 Non-Common Clock With SSC Mode Enable Strap (POPNCCWSSCMES): 0 = Disabled (default) 1 = Enabled	Corresponds to port 4	Yes
	27:24	4'h0	Reserved		No
	23:16	8'h0	Reserved		No
	15	1'h0	Reserved		No
	14	1'h0	Reserved		No
	13	1'h0	Reserved		No
0x03ch (Cont'd)	12:11	2'h1	Root Port Configuration (RPCFG): 11: 1x4 Port 1 (x4), Ports 2-4 (disabled) 10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled) 01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1) (default) 00: 4x1 Ports 1-4 (x1)		No
	10	1'h0	Lane Reversal (LNREV): 0 = No Lane Reversal (default) 1 = Lane Reversal	When "0", PCIe Lanes 0-3 are not reversed. When "1", PCIe Lanes 0-3 are reversed.	No
	9:8	2'h0	Reserved		No
	7:0	8'h0	Reserved		No

#### 11.1.2.1.16 SATA Straps (Record 13)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:24	8'h0	Reserved		No
	23	1'h0	Reserved		No
	22	1'h0	Reserved		No
	21	1'h0	Reserved		No
	20	1'h0	Reserved		No
	19	1'h0	Reserved		No
	18	1'h0	Reserved		No
0x044h	17	1'h0	SATA/PCIe Select GPIO polarity for SATA Port 1 (SATA_PCIE_Select_GPIO_polarity_for_Port _1): 0 = PCIe will be set as MOD-PHY lane owner if SATAXPCIE_SATAGP1 is detected with "0" and SATA lane as owner if SATAXPCIE_SATAGP1 is detected with "1" (default) 1 = SATA will be set as MOD-PHY lane owner if SATAXPCIE_SATAGP1 is detected with "0" and PCIe lane as owner if SATAXPCIE_SATAGP1 is detected with "1"		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	16	1'h0	SATA/PCIe Select GPIO polarity for SATA Port 0 (SATA_PCIE_Select_GPIO_polarity_for_Port _0): 0 = PCIe will be set as MOD-PHY lane owner if SATAXPCIE_SATAGP0 is detected with "0" and SATA lane as owner if SATAXPCIE_SATAGP0 is detected with "1" (default) 1 = SATA will be set as MOD-PHY lane owner if SATAXPCIE_SATAGP0 is detected with "0" and PCIe lane as owner if SATAXPCIE_SATAGP0 is detected with "1"		Yes
	15:14	2'h0	Reserved		No
	13.14	2110	Mod-PHY lane SATA Port 6 (SATA_PCIE_Select_for_Port_6):		No
	13:12	2'h0	<ul> <li>00 = Statically assigned to SATA Port 0 (default)</li> <li>01 = Statically assigned to PCIe</li> <li>10 = Reserved</li> <li>11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap</li> </ul>		
0x044h (Cont'd)	11:10	2'h0	Mod-PHY lane SATA Port 5 (SATA_PCIE_Select_for_Port_5): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap		No
	9:8	2'h0	Mod-PHY Iane SATA Port 4: (SATA_PCIE_Select_for_Port_4): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap		No
	7:6	2'h0	Mod-PHY Iane SATA Port 3 (SATA_PCIE_Select_for_Port_3): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap		No
	5:4	2'h0	Mod-PHY Iane SATA Port 2 (SATA_PCIE_Select_for_Port_2): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap		No



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
0x044h	3:2	2'h0	Mod-PHY Iane SATA Port 1 (SATA_PCIE_Select_for_Port_1): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap		Yes
(Cont'd)	1:0	2'h0	Mod-PHY Iane SATA Port 0 (SATA_PCIE_Select_for_Port_0): 00 = Statically assigned to SATA Port 0 (default) 01 = Statically assigned to PCIe 10 = Reserved 11 = Assigned based on SATA Port 7 GPIO pin and polarity soft strap	This strap should default to "PCIE" as this port is assigned to XHC. "PCIE" means "non- SATA" in this case.	Yes

#### 11.1.2.1.17 GPIO North Fuse Straps (Record 13a)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
-	63:58	6'h0	Reserved		No
	57	1'h0	LPC_FRAMEB (vccio_pad_lpc_frameb): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	56	1'h0	LPC_CLKRUNB (vccio_pad_lpc_clkrunb): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	55	1'h0	LPC_AD3 (vccio_pad_lpc_ad3): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x048h	54	1'h0	LPC_AD2 (vccio_pad_lpc_ad2): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	53	1'h0	LPC_AD1 (vccio_pad_lpc_ad1): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	52	1'h0	LPC_AD0 (vccio_pad_lpc_ad0): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	51	1'h0	LPC_CLKOUT1 (vccio_pad_lpc_clkout1): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	50	1'h0	LPC_CLKOUTO (vccio_pad_lpc_clkout0): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	49	1'h0	LPC_ILB_SERIRO (vccio_pad_lpc_ilb_serirq): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	48	1'h1	GPIO_146 (vccio_pad_gpio_146): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	47	1'h1	GPIO_145 (vccio_pad_gpio_145): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	46	1'h1	<b>GPIO_144 (vccio_pad_gpio_144):</b> 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	45	1'h0	<b>GPIO_143 (vccio_pad_gpio_143):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	44	1'h0	<b>GPIO_142 (vccio_pad_gpio_142):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x048h (Cont'd)	43	1'h0	<b>GPIO_141 (vccio_pad_gpio_141):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	42	1'h0	<b>GPIO_140 (vccio_pad_gpio_140):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	41	1'h0	GPIO_139 (vccio_pad_gpio_139):           0 = PAD VCCIO is 3.3V (default)           1 = PAD VCCIO is 1.8V		Yes
	40	1'h1	GPIO_138 (vccio_pad_gpio_138):           0 = PAD VCCIO is 3.3V           1 = PAD VCCIO is 1.8V (default)		Yes
	39	1'h0	GPIO_137 (vccio_pad_gpio_137):           0 = PAD VCCIO is 3.3V (default)           1 = PAD VCCIO is 1.8V		Yes
	38	1'h0	<b>GPIO_136 (vccio_pad_gpio_136):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	37	1'h0	<b>GPIO_135 (vccio_pad_gpio_135):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	36	1'h0	<b>GPIO_134 (vccio_pad_gpio_134):</b> 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	35	1'h1	HV_EDP_HPD (vccio_pad_hv_edp_hpd): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	34	1'h0	HV_DDI1_HPD (vccio_pad_hv_ddi1_hpd): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	33	1'h0	HV_DDI0_HPD (vccio_pad_hv_ddi0_hpd): 0 = PAD VCCI0 is 3.3V (default) 1 = PAD VCCI0 is 1.8V		Yes
	32	1'h1	PANELO_BKLTCTL (vccio_pad_panel0_bkltctl): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
0x048h (Cont'd)	31	1'h1	PANELO_BKLTEN (vccio_pad_panel0_bklten): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	30	1'h1	PANELO_VDDEN (vccio_pad_panel0_vdden): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	29	1'h0	HV_DDI1_DDC_SCL (vccio_pad_hv_ddi1_ddc_scl): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	28	1'h0	HV_DDI1_DDC_SDA (vccio_pad_hv_ddi1_ddc_sda): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	27	1'h0	HV_DDI0_DDC_SCL (vccio_pad_hv_ddi0_ddc_scl): 0 = PAD VCCI0 is 3.3V (default) 1 = PAD VCCI0 is 1.8V		Yes
	26	1'h0	HV_DDI0_DDC_SDA (vccio_pad_hv_ddi0_ddc_sda): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	25	1'h0	PCIE_CLKREQ3_B (vccio_pad_pcie_clkreq3_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	24	1'h0	PCIE_CLKREQ2_B (vccio_pad_pcie_clkreq2_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	23	1'h1	PCIE_CLKREQ1_B (vccio_pad_pcie_clkreq1_b): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	22	1'h0	PCIE_CLKREQO_B (vccio_pad_pcie_clkreq0_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	21	1'h0	PCIE_WAKE3_B (vccio_pad_pcie_wake3_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x048h (Cont'd)	20	1'h0	PCIE_WAKE2_B (vccio_pad_pcie_wake2_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	19	1'h1	PCIE_WAKE1_B (vccio_pad_pcie_wake1_b): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	18	1'h0	PCIE_WAKE0_B (vccio_pad_pcie_wake0_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	17	1'h1	LPSS_I2C7_SCL (vccio_pad_lpss_i2c7_scl): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	16	1'h1	LPSS_I2C7_SDA (vccio_pad_lpss_i2c7_sda): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	15	1'h1	LPSS_I2C6_SCL (vccio_pad_Ipss_i2c6_scl): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	14	1'h1	LPSS_I2C6_SDA (vccio_pad_lpss_i2c6_sda): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	13	1'h1	LPSS_I2C5_SCL (vccio_pad_lpss_i2c5_scl): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	12	1'h0	LPSS_I2C5_SDA (vccio_pad_lpss_i2c5_sda): 0 = PAD VCCIO is 3.3V 1 = PAD VCCIO is 1.8V (default)		Yes
	11	1'h0	SUS_STAT_B (vccio_pad_sus_stat_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	10	1'h0	PMU_SUSCLK (vccio_pad_pmu_susclk): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x048h (Cont'd)	9	1'h0	PMU_RESETBUTTON_B (vccio_pad_pmu_resetbutton_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	8	1'h0	PMU_BATLOW_B (vccio_pad_pmu_batlow_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	7	1'h0	GPIO_105 (gpio_sstrap_vccio_pad_gpio_105): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	6	1'h0	EMMC_DNX_PWR_EN_B (vccio_pad_emmc_dnx_pwr_en_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	5	1'h0	SUSPWRDNACK (vccio_pad_suspwrdnack): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	4	1'h0	PMU_SLP_S4_B (vccio_pad_pmu_slp_s4_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes



Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	3	1'h0	PMU_SLP_S3_B (vccio_pad_pmu_slp_s3_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x048h	2	1'h0	PMU_SLP_S0_B (vccio_pad_pmu_slp_s0_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
(Cont'd)	1	1'h0	PMU_PWRBTN_B (vccio_pad_pmu_pwrbtn_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	0	1'h0	PMU_PLTRST_B (vccio_pad_pmu_pltrst_b): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes

#### 11.1.2.1.18 GPIO SSC Fuse Straps (Record 13b)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:4	28'h0	Reserved		No
	3	1'h0	SDCARD_LVL_WP (vccio_pad_sdcard_lvl_wp): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
0x050h	2	1'h0	SMB_DATA (vccio_pad_smb_data): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	1	1'h0	SMB_CLK (vccio_pad_smb_clk): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes
	0	1'h0	SMB_ALERTB (vccio_pad_smb_alertb): 0 = PAD VCCIO is 3.3V (default) 1 = PAD VCCIO is 1.8V		Yes

Offset from 0x48	Bits	Default Value	Description	Usage	FI T Visible
	31:8	24'h0	Reserved		No
	7:4	4'h0	Reserved		No
0x054h	3	1'h0	Reserved		No
0,05411	2	1'h0	Reserved		No
	1	1'h0	Reserved		No
	0	1'h0	Reserved		No

#### 11.1.2.1.19 SMBus Straps (Record 14)

#### 11.1.2.1.20 IPC SPI Straps (Record 15)

Offset from 0x48	Bits	Default Value	Description	Usage	FIT Visible
	31:2	30'h0	Reserved		No
0x058h	1	1'h0	Protected Range and Top Swap Override (spi_strap_prr_ts_ovr): 0 = Set PRR_TS_OVR register to RO (default) 1 = Set PRR_TS_OVR register to RW		Yes
	0	1'h0	Reserved		No

#### 11.1.3 TPM Configuration and Boot Guard OEM Policy of TXE SMIP

Offset	Bits	Default Value	Description	Usage	FIT Visible
	31:8	1'h0	Reserved		No
	7:4	1'h0	Reserved		No
	3	1'h0	Reserved		No
0xC8	2	1'h0	Discrete TPM location: 0 = LPC 1 = SPI		Yes
	1	1'h0	Reserved		No
	0	1'h0	dTPM Presence: 0 = dTPM not present 1 = dTPM present		Yes



## 12 Gemini Lake Platform SMIP Configurations

# 12.1 Gemini Lake Platform SMIP Configurations (GLK A0)

#### 12.1.1 Mod-Phy Lane Configuration Dependency with TXE SMIP

GLK Config	Mod-Phy Lane 2	Mod-Phy Lane 3	Mod-Phy Lane 4	Mod-Phy Lane 8
Mod-Phy Lane	USB3 OR PCIe	USB3 OR PCIe	USB3 OR PCIe	USB3 OR SATA
TXE SMIP: FIA (Record 11)	PCIE_USB3_P0_STRP = USB3 OR PCIE	PCIE_USB3_P1_STRP = USB3 <b>OR</b> PCIE	PCIE_USB3_P2_STRP = USB3 <b>OR</b> PCIe	USB3_SATA_PO_STRP = USB3 <b>OR</b> SATA
TXE SMIP: USBx (Record 9)	XHC_PORT3_OWNERSHIP_ST RAP = XHC <b>OR</b> Non-XHC	XHC_PORT4_OWNERSHIP_ STRAP = XHC OR Non-XHC	XHC_PORT5_OWNERSHIP _STRAP = XHC <b>OR</b> Non-XHC	XHC_PORT6_OWNERSHIP_S TRAP = XHC <b>OR</b> Non-XHC
TXE SMIP: SATA (Record 13)	N/A	N/A	N/A	SATA_PCIE_Select_for_Port_ 1 = PCIE <b>OR</b> SATA
TXE SMIP EXI (Record 10)	PCIE_USB3_P0_STRP = USB3 OR PCIE	PCIE_USB3_P1_STRP = USB3 <b>OR</b> PCIE		

#### 12.1.2 Mod-Phy Lane 2

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0007	7:0	0x1	MODPHYLANE2 2'b00: USB3 2'b01: PCIe (default) Others: Reserved	Muxed lane for GLK, make sure MODPHY soft straps match desired lane configuration	Yes

#### 12.1.3 Mod-Phy Lane 3

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0008	7:0	0x0	MODPHYLANE3 2'b00: USB3 (default) 2'b01: PCIe Others: Reserved	Muxed lane for GLK, make sure MODPHY soft straps match desired lane configuration	Yes



#### 12.1.4 Mod-Phy Lane 4

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0009	7:0	0x0	MODPHYLANE4 2'b00: USB3 (default) 2'b01: PCIe Others: Reserved	Muxed lane for GLK, make sure MODPHY soft straps match desired lane configuration	Yes

#### 12.1.5 Mod-Phy Lane 8

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x000d	7:0	0x0	MODPHYLANE8 2'b00: USB3 (default) 2'b10: SATA Others: Reserved	Muxed lane for GLK, make sure MODPHY soft straps match desired lane configuration	Yes

#### 12.1.6 TCO\_NO\_REBOOT

SMI Offse		Bits	Default Value	Description	Usage/Comments	FIT Visible
0x00	Of	7:0	0x0	TCO_NO_REBOOT 1'b0 = reboot (default) 1'b1 = no_reboot	TCO is a software-controlled platform-level watchdog timer. Disabling of TCO_NO_REBOOT is required for resetbreak to occur when handling reset from TCO source.	Yes

#### 12.1.7 **RESETBUTTON\_DEBOUNCE\_DIS**

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0011	7:0	0x0	<b>RESETBUTTON_DEBOUNCE_DIS</b> 1'b0 = ENABLE DEBOUNCE (default)	Value to be programmed for the HW bit to disable the reset button debounce circuit. Debounce the	Yes
			1'b1 = DISABLE_DEBOUNCE	circuit may be required depending on reset button hardware	

#### 12.1.8 LJ1PLL\_SETTINGS\_FORCE\_COLD\_RESET

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0012	7:0	0x0	LJ1PLL_SETTINGS_FORCE_COLD_RESET 0: Disable (default) 1: Enable	LJ1PLL settings will force a cold reset when this is non-zero. Normal usage is to force a cold reset (assert this bit) if changes to LJ1PLL are desired, otherwise BIOS is expected to cause a cold reset for LJ1PLL changes to take effect.	Yes



#### 12.1.9 SOIX\_VR\_RAMP\_TIMER

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0013	7:0	0xA0	SOIX_VR_RAMP_TIMER 0x01: 32 us 0x02: 64 us  0xA0: 5.12 ms	RTC clock timer value for Vnn/ Vccram rail ramp during S0ix exit. The default value of 0hA0 corresponds to 5.12 ms. Precision is 32e-6.	Yes

#### 12.1.10 LJ1PLL\_RW\_CONTROL\_1\_DEFAULT

SMI P Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:2	0x0	Reserved		No
0x0018	1:1	0x0	Spread Spectrum Clocking, spread enable (SSC_EN): 0x0=no frequency spreading; 0x1=enable frequency spreading on PLL output clock		Yes
	0:0	0x0	SSC_EN_OVR SSC enable override		Yes

#### 12.1.11 LJ1PLL\_RW\_CONTROL\_2\_DEFAULT

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:12	0x7D9C	Spread Spectrum Clocking: fractional step configuration (SSC_FRAC_STEP): Fraction of PLL ratio at which to take frequency modulation steps. eg 0x200000 = (2097152/2^20) * refclk freq = 0.125*19.2 = 2.4MHz steps.	Spread magnitude is determined by the step size multiplied by the number of steps in the modulation period (see ssc_cyc_to_peak_m1 for steps per modulation period).	Yes
	11:11	0x0	Reserved		No
0x001c	10:9	0x0	Spread Spectrum Clocking: spread direction select (SSC_MODE): 0x0 = down-spread only (default) 0x1 = up-spread only 0x2 = center spread, start with down-spread 0x3 = center spread, start with up-spread		Yes
	8:0	0x12B	Spread Spectrum Clocking: spread period configuration (SSC_CYC_TO_PEAK_M1): Half the number of steps in the modulation period minus 1. Period of modulation is 2*(value+1) multiplied by the step duration (PLL refclk period). eg 0x12B = 2*(299+1) * (1/19.2MH2) = 600 * 52.083ns = 31.25us. Spread magnitude is determined by the step size (integer + fractional) multiplied by the number of steps in the modulation period (see ssc_frac_step and ssc_ratio_step for step size).		Yes

## 12.1.12 LJ1PLL\_RW\_CONTROL\_3\_DEFAULT

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:25	0x0	Reserved		No
	24:18	0x0	LJPLL_OUT_RATIO PLL Post-Divide Ratio: not used by ICLK PLLs		Yes
	17:16	0x0	PLL PVD Ratio (LJPLL_PVD_RATIO): 0x0=1 (default) 0x1=2 0x2=4 0x3=8	Multiplier between VCO and output clock frequency	Yes
	15:14	0x0	PLL RefClk Divide Ratio (LJPLL_REF_RATIO):	Not used by ICLK PLLs	Yes
0x0020	13:13	0x0	PLL Force On (LJPLL_FORCE_ON): 0x0 = no force, PLL obeys power state 0x1 = force the PLL on regardless of power state		Yes
	12:12	0x0	PLL Force Off (LJPLL_FORCE_OFF): 0x0 = no force, PLL obeys power state 0x1 = force PLL off regardless of power state		Yes
	11:10	0x0	SEL_MIPICLK_C	Not used by ICLK PLLs	Yes
	9:8	0x0	SEL_MIPICLK_A	Not used by ICLK PLLs	Yes
	7:0	0x7D	Integer Feedback Ratio (LJPLL_FB_RATIO): Refclk frequency * value = PLL output clock frequency; eg 19.2MHz * 125 = 2400MHz	Integer frequency multiplier;	Yes

## 12.1.13 LJ1PLL\_RW\_CONTROL\_5\_DEFAULT

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:24	0x7D	Clock Bending, Integer (PLL_RATIO_INT): Refclk frequency * value = PLL output clock frequency; eg 19.2MHz * 125 = 2400MHz	integer frequency multiplier	Yes
0x0024	23:0	0x0	Clock Bending, Fractional (PLL_RATIO_FRAC): shift PLL clock frequency by (value/ 2^24)*refclk frequency. eg 0x20000 = (2097152/2^24) * refclk freq = 0.125*19.2 = 2.4MHz	fractional frequency multiplier;	Yes



#### 12.1.14 LCPLL\_RW\_CONTROL\_1\_DEFAULT

SMI P Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:2	0x0	Reserved		No
0x0028	1:1	0x0	Spread Spectrum Clocking, spread enable (SSC_EN): 0x0=no frequency spreading; 0x1=enable frequency spreading on PLL output clock		Yes
	0:0	0x0	SSC_EN_OVR SSC enable override		Yes

#### 12.1.15 LCPLL\_RW\_CONTROL\_2\_DEFAULT

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:12	0x7D9C	Spread Spectrum Clocking: fractional step configuration (SSC_FRAC_STEP): Fraction of PLL ratio at which to take frequency modulation steps. eg 0x200000 = (2097152/2^20) * refclk freq = 0.125*19.2 = 2.4MHz steps.	Spread magnitude is determined by the step size multiplied by the number of steps in the modulation period (see ssc_cyc_to_peak_m1 for steps per modulation period).	Yes
	11:11	0x0	Reserved		No
0x002c	10:9	0x0	Spread Spectrum Clocking: spread direction select (SSC_MODE): 0x0 = down-spread only (default) 0x1 = up-spread only 0x2 = center spread, start with down-spread 0x3 = center spread, start with up-spread		Yes
	8:0	0x12B	Spread Spectrum Clocking: spread period configuration (SSC_CYC_TO_PEAK_M1): Half the number of steps in the modulation period minus 1. Period of modulation is 2*(value+1) multiplied by the step duration (PLL refck period). eg 0x12B = 2*(299+1) * (1/19.2MHz) = 600 * 52.083ns = 31.25Us. Spread magnitude is determined by the step size (integer + fractional) multiplied by the number of steps in the modulation period (see ssc_frac_step and ssc_ratio_step for step size).		Yes



#### 12.1.16 LJ1PLL\_RW\_CONTROL\_2\_DEFAULT\_2000

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:12	0x68AD	Spread Spectrum Clocking: fractional step configuration (SSC_FRAC_STEP) Fraction of PLL ratio at which to take frequency modulation steps. eg 0x200000 = (2097152/2^20) * refclk freq = 0.125*19.2 = 2.4MHz steps.	Spread magnitude is determined by the step size multiplied by the number of steps in the modulation period (see ssc_cyc_to_peak_m1 for steps per modulation period).	Yes
	11:11	0x0	Reserved		No
0x0030	10:9	0x0	Spread Spectrum Clocking: spread direction select (SSC_MODE): 0x0 = down-spread only (default) 0x1 = up-spread only 0x2 = center spread, start with down-spread 0x3 = center spread, start with up-spread		Yes
	8:0	0x12B	Spread Spectrum Clocking: spread period configuration (SSC_CYC_TO_PEAK_M1): Half the number of steps in the modulation period minus 1. Period of modulation is 2*(value+1) multiplied by the step duration (PLL refclk period). eg 0x12B = 2*(299+1) * (1/19.2MH2) = 600 * 52.083ns = 31.25us. Spread magnitude is determined by the step size (integer + fractional) multiplied by the number of steps in the modulation period (see ssc_frac_step and ssc_ratio_step for step size).		Yes

#### 12.1.17 LJ1PLL\_RW\_CONTROL\_5\_DEFAULT\_2000

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:24	0x68	Clock Bending, Integer (PLL_RATIO_INT): Refclk frequency * value = PLL output clock frequency; eg 19.2MHz * 125 = 2400MHz	integer frequency multiplier	Yes
0x0034	23:0	0x2AAA AB	Clock Bending, Fractional (PLL_RATIO_FRAC): shift PLL clock frequency by (value/ 2^24)*refclk frequency. eg 0x200000 = (2097152/2^24) * refclk freq = 0.125*19.2 = 2.4MHz	fractional frequency multiplier;	Yes

#### 12.1.18 MISC\_PMC\_ENABLE

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0168	0:0	0x1	FUNC_DIS_RTC_SAVE_ENABLE: Non-zero value will save certain FUNC_DIS bits to RTC well 0: DISABLE_FUNC_DIS_RTC_SAVE 1: ENABLE_FUNC_DIS_RTC_SAVE	PMC Feature enable bits	Yes



## 12.1.19 PMIC/VR Configuration PMIC/VR Configuration

Description	Usage/Comments	FIT Visible
PMIC/VR Configuration: SVID VR - Discrete SVID (default) I2C VR - ANPEC APW8858 I2C VR - RT DS5077 I2C VR - Rohm BD2671MVW	These are the supported VR types for GLK SOC. Intel FW only supports this BOM list.	Yes

### 12.1.20 IASecureRdWrInValidAddrRange[0] to [12]

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0180	31:0	0x4E924 E92	IASecureRdWrInValidAddrRange[0] Secure PMIC Black list Registers for HOST. List of register ranges in PMIC which are subject to write access control. Host does NOT have access to these registers when Secure.	PMIC addressing utilizes 2 bytes:         MSB (byte 1) is base address; LSB         (byte 0) is the offset. The range is         from bits[15:0] to bits [31:16].         For example, a value of         "0x56781234" means:         0x1234 [15:0]: PMIC base address         0x1234 [15:0]: PMIC base address         0x1234 [15:0]: PMIC base address         0x5678 [31:16]: PMIC base address         0x56, offset 0x78         The PMIC address range from bits         [15:0] to bits [31:16] are         inaccessible for a secure HOST         Warning:       Intel gives a         recommended         default for this         configuration.         Intel strongly         recommends not         to change this         default. If OEM         chooses to         choage this         default value, it         will be at OEM	Yes

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0184	31:0	0x4FCB 4FB5	IASecureRdWrInValidAddrRange[1]	Refer Usage for: "IASecureRdWrInValidAddrRange[0]	Yes
0x0188	31:0	0x5E305 E30	IASecureRdWrInValidAddrRange[2]		Yes
0x018c	31:0	0x5E615 E3C	IASecureRdWrInValidAddrRange[3]		Yes
0x0190	31:0	0x5E6B 5E66	IASecureRdWrInValidAddrRange[4]		Yes
0x0194	31:0	0x5FAD 5FAC	IASecureRdWrInValidAddrRange[5]		Yes
0x0198	31:0	0x6F356 F00	IASecureRdWrInValidAddrRange[6]		Yes
0x019c	31:0	0x6FDB 6FD0	IASecureRdWrInValidAddrRange[7]		Yes
0x01a0	31:0	0x6FE36 FDD	IASecureRdWrInValidAddrRange[8]		Yes
0x01a4	31:0	0x1A0A 1A07	IASecureRdWrInValidAddrRange[9]		Yes
0x01a8	31:0	0x120A 1207	IASecureRdWrInValidAddrRange[10]		Yes
0x01ac	31:0	0x140A 1407	IASecureRdWrInValidAddrRange[11]		Yes
0x01b0	31:0	0x1C36 1C35	IASecureRdWrInValidAddrRange[12]		Yes



## 12.1.21 IAInsecureRdWrInValidAddrRange[0] to [14]

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0200	31:0	0x4E924 E92	IAInsecureRdWrInValidAddrRange[0] Insecure PMIC Black list Registers for HOST. List of register ranges in PMIC which are subject to write access control. Host does NOT have access to these registers when Secure.	PMIC addressing utilizes 2 bytes:         MSB (byte 1) is base address; LSB (byte 0) is the offset. The range is from bits[15:0] to bits [31:16].         For example, a value of "0x56781234" means:         0x1234 [15:0]: PMIC base address 0x12, offset 0x34         0x5678 [31:16]: PMIC base address 0x56, offset 0x78         The PMIC address range from bits [15:0] to bits [31:16] are inaccessible for a secure HOST         Warning:       Intel gives a recommended default for this configuration. Intel strongly recommends not to change this default. If OEM chooses to change this default value, it will be at OEM risk.	Yes

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0204	31:0	0x4FCB 4FB5	IAInsecureRdWrInValidAddrRange[1]	Refer Usage for: "IAInsecureRdWrInValidAddrRange[ 0]"	Yes
0x0208	31:0	0x5E185 E16	IAInsecureRdWrInValidAddrRange[2]	. 01	Yes
0x020c	31:0	0x5E235 E22	IAInsecureRdWrInValidAddrRange[3]		Yes
0x0210	31:0	0x5E305 E30	IAInsecureRdWrInValidAddrRange[4]		Yes
0x0214	31:0	0x5E615 E3C	IAInsecureRdWrInValidAddrRange[5]		Yes
0x0218	31:0	0x5E6B 5E66	IAInsecureRdWrInValidAddrRange[6]		Yes
0x021c	31:0	0x5FAD 5FAC	IAInsecureRdWrInValidAddrRange[7]		Yes
0x0220	31:0	0x6F356 F00	IAInsecureRdWrInValidAddrRange[8]		Yes
0x0224	31:0	0x6FDB 6FD0	IAInsecureRdWrInValidAddrRange[9]		Yes
0x0228	31:0	0x6FE36 FDD	IAInsecureRdWrInValidAddrRange[10]		Yes
0x022c	31:0	0x1A0A 1A07	IAInsecureRdWrInValidAddrRange[11]		Yes
0x0230	31:0	0x120A 1207	IAInsecureRdWrInValidAddrRange[12]		Yes
0x0234	31:0	0x140A 1407	IAInsecureRdWrInValidAddrRange[13]		Yes
0x0238	31:0	0x1C36 1C35	IAInsecureRdWrInValidAddrRange[14]		Yes



#### 12.1.22 IAI2CVRRdWrInValidAddrRange[0]

SMI P Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0280	31:0	0x00	IAI2CVRRdWrInValidAddrRange[0] List of register ranges in I2C voltage regulator which are subject to write access control.	I2CVR addressing utilizes 2 bytes: MSB (byte 1) is base address; LSB (byte 0) is the offset. The range is from bits[15:0] to bits [31:16]. For example, value 0x56781234 would indicate 12CVR base address 0x12, offset 0x34 to 12CVR base address 0x56, offset 0x78 are inaccessible.For example, a value of "0x56781234" means:0x1234 [15:0]: 12CVR base address 0x12, offset 0x340x1234 [15:0]: 12CVR base address 0x12, offset 0x340x5678 [31:16]: 12CVR base address 0x56, offset 0x78The 12CVR address range from bits [15:0] to bits [31:16] are inaccessible.Warning:Intel gives a recommended default for this configuration. Intel strongly recommends not 	Yes

## 12.1.23 InsecureWrRegBitMskAddr[0] to [1]

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
0x0300	31:0	0x03034 FD3	InsecureWrRegBitMskAddr[0] Information for bitwise set or clear permissions for the insecure blacklist registers.	[7:0] = Register address offset         [15:8] = Register address device         [23:16] = Mask of bits which cannot         be SET on a write         [31:24] = Mask of bits which cannot         be CLEARED on a write         Warning:       Intel gives a recommended default for this configuration. Intel strongly recommends not to change this default. If OEM chooses to change this default value, it will be at OEM risk.	Yes
0x0304	31:0	0xFFFD5 E24	InsecureWrRegBitMskAddr[1]	Refer Usage for: "InsecureWrRegBitMskAddr[0]"	Yes



## 12.1.24 SecureWrRegBitMskAddr[0]

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FI T Visible
0x0340	31:0	0x03034 FD3	SecureWrRegBitMskAddr[0] Information for bitwise set or clear permissions for the secure blacklist registers.	<ul> <li>[7:0] = Register address offset</li> <li>[15:8] = Register address device</li> <li>[23:16] = Mask of bits which cannot be SET on a write</li> <li>[31:24] = Mask of bits which cannot be CLEARED on a write</li> <li>Warning: Intel gives a recommended default for this configuration. Intel strongly recommends not to change this default. If OEM chooses to change this default value, it will be at OEM risk.</li> </ul>	Yes



#### 12.1.25 I2C\_VR\_COMMON\_CONFIG

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	31:3	0x0	Reserved		No
0x03F0	2:1	0x2	I2C_SPEED_MODE 0: STANDARD 1: FAST 2: FAST_PLUS	Ignored if I2C_VR_COMMON_CONFIG.I2C_PR ESENT = 0.	No
	0:0	0x0	I2C_PRESENT 0: NOT_PRESENT 1: PRESENT		No

#### 12.1.26 BASIC\_CONFIG

SMIP Offset	Bits	Default Value	Description	Usage/Comments	FIT Visible
	32:3	0x0	Reserved		No
0x03F8	1:1	0x0	DDR_PHY_RAIL_OPTION 0: DDR PHY is powered by Vccram, 1: DDR PHY is powered by Vnn. 0: DDR_PHY_VCCRAM 1: DDR_PHY_VNN	Basic configuration for VRs	Yes
	0:0	0x0	FIXED_VNN_VR 0: Vnn VR is VID-controlled, through SVID or I2C. 1: Vnn VR is a fixed voltage rail. 0: VID_VNN_VR 1: FIXED_VNN_VR	Basic configuration for VRs	Yes

§§

